Photocurrent signal to noise ratio

Similar documents
CHAPTER. delta-sigma modulators 1.0

Noise. Interference Noise

EXAM Amplifiers and Instrumentation (EE1C31)

NOVEMBER 29, 2017 COURSE PROJECT: CMOS TRANSIMPEDANCE AMPLIFIER ECG 720 ADVANCED ANALOG IC DESIGN ERIC MONAHAN

E84 Lab 6: Design of a transimpedance photodiode amplifier

Practical Testing Techniques For Modern Control Loops

Optical Power Meter Basics

ECE4902 C Lab 5 MOSFET Common Source Amplifier with Active Load Bandwidth of MOSFET Common Source Amplifier: Resistive Load / Active Load

Fundamentals of Data Converters. DAVID KRESS Director of Technical Marketing

Low Distortion, Precision, Wide Bandwidth Op Amp AD9617

ISC RF Photodetector Design: LSC & WFS

Chapter 13: Introduction to Switched- Capacitor Circuits

Readout Electronics. P. Fischer, Heidelberg University. Silicon Detectors - Readout Electronics P. Fischer, ziti, Uni Heidelberg, page 1

Homework Set 3.5 Sensitive optoelectronic detectors: seeing single photons

LF353 Wide Bandwidth Dual JFET Input Operational Amplifier

LF442 Dual Low Power JFET Input Operational Amplifier

LM13600 Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers

Low Distortion, Precision, Wide Bandwidth Op Amp AD9617

LF411 Low Offset, Low Drift JFET Input Operational Amplifier

Design of Continuous Time Multibit Sigma Delta ADC for Next Generation Wireless Applications

INFN Laboratori Nazionali di Legnaro, Marzo 2007 FRONT-END ELECTRONICS PART 2

TL082 Wide Bandwidth Dual JFET Input Operational Amplifier

Single Supply, Rail to Rail Low Power FET-Input Op Amp AD820

Voltage Feedback Op Amp (VF-OpAmp)

LF412 Low Offset, Low Drift Dual JFET Input Operational Amplifier

Low Power, Low Noise Precision FET Op Amp AD795

Single Supply, Rail to Rail Low Power FET-Input Op Amp AD820

Chapter 15 Power Supplies (Voltage Regulators)

NON-AMPLIFIED HIGH SPEED PHOTODETECTOR USER S GUIDE

Operational Amplifiers

Sensors and amplifiers

noise, f s =1.0MHz, N= Integrator Output: Cs=100fF, Cf=100fF, 1nV rms Integrator Input referred Noise =20pF =2pF =0 PSD [db] PSD [db] C p1

1. An engineer measures the (step response) rise time of an amplifier as. Estimate the 3-dB bandwidth of the amplifier. (2 points)

Design and Implementation of a Sigma Delta ADC By: Moslem Rashidi, March 2009

Single-Supply, Rail-to-Rail Low Power FET-Input Op Amp AD822

Homework Assignment 11

Electronic Noise. Analog Dynamic Range

Electronic Instrumentation

Gábor C. Temes. School of Electrical Engineering and Computer Science Oregon State University. 1/25

Low Cost Instrumentation Amplifier AD622

Outline. Noise and Distortion. Noise basics Component and system noise Distortion INF4420. Jørgen Andreas Michaelsen Spring / 45 2 / 45

TL082 Wide Bandwidth Dual JFET Input Operational Amplifier

Homework Assignment 10

8.2 Common Forms of Noise

NON-AMPLIFIED PHOTODETECTOR USER S GUIDE

Interface Electronic Circuits

LM6118/LM6218 Fast Settling Dual Operational Amplifiers

CLC440 High Speed, Low Power, Voltage Feedback Op Amp

ECE-342 Test 1: Sep 27, :00-8:00, Closed Book. Name : SOLUTION

Lecture #6: Analog-to-Digital Converter

OBSOLETE. Parameter AD9621 AD9622 AD9623 AD9624 Units

Testing and Stabilizing Feedback Loops in Today s Power Supplies

Figure Responsivity (A/W) Figure E E-09.

HIGH SPEED FIBER PHOTODETECTOR USER S GUIDE

Integrated Microsystems Laboratory. Franco Maloberti

CA3140, CA3140A. 4.5MHz, BiMOS Operational Amplifier with MOSFET Input/Bipolar Output. Description. Features. Applications. Ordering Information

Department of Physics & Astronomy. Kelvin Building, University of Glasgow,

LM13700 Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers

Single-Supply, Rail-to-Rail, Low Power FET-Input Op Amp AD820

The Case for Oversampling

Technical Brief FAQ (FREQUENCLY ASKED QUESTIONS) For further information, please contact Crystal Semiconductor at (512) or 1 (800)

Figure Figure E E-09. Dark Current (A) 1.

Homework Assignment 06

TRANSDUCER INTERFACE APPLICATIONS

Signal Characteristics and Conditioning

ULTRA-LOW NOISE TWO CHANNEL NOISE MEASUREMENT SYSTEM

Homework Assignment 04

AN increasing number of video and communication applications

One-Bit Delta Sigma D/A Conversion Part I: Theory

LM13700 Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers

350MHz, Ultra-Low-Noise Op Amps

Single-Supply, Rail-to-Rail, Low Power, FET Input Op Amp AD820

Data Converters. Springer FRANCO MALOBERTI. Pavia University, Italy

New Techniques for Testing Power Factor Correction Circuits

Noise Lecture 1. EEL6935 Chris Dougherty (TA)

CMOS Circuit for Low Photocurrent Measurements

Dimensions in inches (mm) .268 (6.81).255 (6.48) .390 (9.91).379 (9.63) .045 (1.14).030 (.76) 4 Typ. Figure 1. Typical application circuit.

Charge Pre-Amplifier.

Physics 160 Lecture 11. R. Johnson May 4, 2015

LF444 Quad Low Power JFET Input Operational Amplifier

HA-2600, HA Features. 12MHz, High Input Impedance Operational Amplifiers. Applications. Pinouts. Ordering Information

Dimensions in inches (mm) .021 (0.527).035 (0.889) .016 (.406).020 (.508 ) .280 (7.112).330 (8.382) Figure 1. Typical application circuit.

LMH6624/LMH6626 Single/Dual Ultra Low Noise Wideband Operational Amplifier

Sigma-Delta ADC Tutorial and Latest Development in 90 nm CMOS for SoC

Second-Order Sigma-Delta Modulator in Standard CMOS Technology

Homework Assignment 02

Instrumentation for Gate Current Noise Measurements on sub-100 nm MOS Transistors

LF444 Quad Low Power JFET Input Operational Amplifier

Precision, 16 MHz CBFET Op Amp AD845

Source Transformation

LMV301 Low Input Bias Current, 1.8V Op Amp w/ Rail-to-Rail Output

SAR (successive-approximation-register) ADCs

APPLICATION NOTE. Making Accurate Voltage Noise and Current Noise Measurements on Operational Amplifiers Down to 0.1Hz. Abstract

UNIT I. Operational Amplifiers

Chapter 4 4. Optoelectronic Acquisition System Design

LM4562 Dual High Performance, High Fidelity Audio Operational Amplifier

ESE319 Introduction to Microelectronics High Frequency BJT Model & Cascode BJT Amplifier

55:041 Electronic Circuits The University of Iowa Fall Exam 3. Question 1 Unless stated otherwise, each question below is 1 point.

Two- Path Band- Pass Σ- Δ Modulator with 40- MHz IF 72- db DR at 1- MHz Bandwidth Consuming 16 mw

Analog to Digital in a Few Simple. Steps. A Guide to Designing with SAR ADCs. Senior Applications Engineer Texas Instruments Inc

Transcription:

Photocurrent signal to noise ratio Rick Walker May 23, 2011 1 Shot noise limit The measurability of a photodiode signal is limited by the shot noise of the photocurrent. Shot noise is the statistical uncertainty in the average current due to the quantization of electron charge. Shot noise typically manifests only in semiconductor junctions where each electron crosses a space-charge barrier in an independent fashion. In a metallic resistor, the electrons repel each other, eectively spacing themselves into a smooth stream, and the shot eect vanishes 1. However, in a photodiode, with a given photocurrent i d, the rms shot noise contribution is 2qi d f. The log 2 of the ratio of photocurrent to shot noise puts an upper bound on the the maximum resolvable bits in the system. i d shot noise in 100kHz bw SNR bits 1uA 178pA 5607 12 100nA 56pA 1773 10.7 10nA 18pA 560 9 In addition to shot noise from the photo current, there is the possible contribution of noise by the LED itself. It has been shown that driving an LED in constant voltage produces standard shot noise based on the LED drive current 2. However, driving an LED in constant current mode will reduce the light noise below shot noise level. If the LED is shunted by a capacitor, then at frequencies where the capacitive reactance is lower than the LED impedance, the light noise will contain shot noise. In the analysis that follows, we assume that the LED is driven in a current source regime, and that the drive current is much higher than the received photocurrent, rendering any shot contribution from the LED negligable. 1 Marc de Jong, Sub-Poissonian shot noise, Physics World, August 1996, page 22 2 Endo, et al. Dependence of an LED Noise on Current Source Impedance, Journal of the Physical Society of Japan, Volume 66, Issue 7, pp. 1986 (1997) 1

Figure 1: Transimpedance schematic 2 Transimpedance Amplier Noise Analysis Figure 1 shows a transimpedance circuit with noise sources and op amp model. In a transimpedance conguration, the dominant noise sources are the opamp input voltage noise e n plus the shot noise from the photodiode i shot = 2qi d fand the thermal noise i thermal = 4kT f R f of the feedback resistor. The input current noise contribution of most opamps is negligable in this conguration and is ignored. Two gain terms are computed for the circuit. The rst is the transimpedance X(s). We dene the opamp open-loop gain to be a single pole integrator with a Gain Bandwidth Product G and Open Loop Gain A 0. A(s) = 2πA og (1) A 0 s + 2πG The impedance of the input network from the transimpedance node to ground is ZA = 1 (C d + C in ) s The impedance of the feedback network from output to input is (2) 2

R f ZB = 1 + R f C f s From these two terms we can compute a transimpedance value from input to output (3) X(s) = A(s) ZA ZB ZA + ZB + A(s) ZA and a gain for the opamp noise voltage to the output (4) E(s) = A(s) (ZA + ZB) ZA + ZB + A(s) ZA The output noise is computed by combining the frequency-weighted noise sources in rms fashion V out (s) = (5) X(s)i 2 shot + X(s)i2 thermal + E(s)i2 e (6) This noise spectrum is integrated from DC to the unity gain frequency of X(s) to compute the expected sigma of the output signal σ xamp = [V out (s)] 2 ds (7) 0 Finally the system signal to noise ratio is calculated by multiplying the input current by the DC transimpedance and dividing by the output noise SNR = i d R f σ xamp (8) 3 Switched Integrator Noise Analysis Figure 2 shows the switched integrator with noise sources and op amp model. The circuit diers from the transimpedance circuit by the absence of the feedback resistor and associated thermal noise and the addition of reset noise in the hold capacitor. Because the feedback resistor is missing, we compute E(s) and X(s)with a redened feedback impedance 3

Figure 2: Switched integrator schematic ZB = 1 C f s There is an extra noise associated with the operation of the switch. Whenever a capacitor is connected to a voltage source, there is an average charge Q=CV and a random variation of charge due to thermal motion of the electrons. When the capacitor is disconnected, the random uctuation is frozen and a random voltage variation v switch is sampled across the capacitor. V switch = (9) K T/C f (10) The output noise is computed by combining the frequency-weighted noise sources in rms fashion V out (s) = X(s)i 2 shot + E(s)i2 e (11) The voltage on the feedback capacitor is bounded by periodically zeroing the the charge by shorting it with a reset switch. This can be modelled by subtracting the value of the output signal at time t from the value at t+t s. This is equivalent to convolving the signal with a delta pulse minus a delayed delta pulse, which in the Laplace domain is equivalent to multiplying by 4

W (s) = 1 e sts (12) The weighted ouput noise spectrum is integrated to compute the expected sigma of the output signal giving a nal SNR σ int = switch + [W (s)v out (s)] 2 ds (13) V 2 0 SNR = [i dt s /C f ] σ int (14) If the switch noise and op-amp voltage noise are taken to be zero, this simplies to the ideal shot-limited SNR SNR ideal = i d t s 2q (15) The integrator, at high currents, has an SNR that improves as the square root of both the photocurrent and the integration time. The feeback capacitance only aects the switch and op-amp noise contributions. 4 Performance Comparison with Typical Components For comparative analysis, we use an AD8608 opamp as the signal amplier for both topologies. The input voltage noise e n is typically 8nV per root Hz, and the input current i n is 0.01 pa per root Hz. The Gain Bandwidth Product is 10e6 and the Open Loop Gain is 1e6. The opamp input capacitance is 2pF. The nominal circuit values are Rf=300k, Cf=5p for the transimpedance amp, and Cf=10p, ts = 40uS for the switched integrator. SNR values are given for both approaches at three input currents. Numerical Integration was done with a custom C++ program, available upon request. xamp (Rf=300k, cf=5p) switched integrator (10us, 10p) 70p 11p 70p 11p SNR at 1uA 2089 3161 3933 4346 SNR at 100nA 234 434 678 1003 SNR at 10nA 24 45 76 133 5

Both topologies can be improved. The xamp design benets from increasing the feedback resistor to 600k while reducing Cf to 2.5pF. xamp (Rf=600k, Cf=2.5p) 70p 11p SNR at 1uA 2691 3688 SNR at 100nA 331 613 SNR at 10nA 34 68 The integrator design can be improved by increasing the integration time. The eective noise bandwidth of an integrate and dump circuit is 1/ts. Changing the feedback capacitance value has a small eect. switched integrator (40us, 10p) 70p 11p SNR at 1uA 8770 9034 SNR at 100nA 2109 2588 SNR at 10nA 291 490 5 Discussion and Improvements The optimized integrator has about 9 times the SNR of the best transimpedance design at 10nA power levels. If a three-sigma criteria is required, a transimpedance amp design would be capable of only a 10% touch detection down to 10nA photocurrent. The switched integrator, by comparison, would be able to resolve a 1% drop in power within a single measurement. The transimpedance system can be further improved, however. The amplier has an eective bandwidth of 100kHz. The impulse response of such a system 1 has a time constant of 2π100e3 = 1.6us, and a 10/90 risetime of 0.35/BW, or 3.5 us. Making a transimpedance measurement involves waiting for a time long enough to purge the previous photocurrent signal and then sampling the output one or more times. If we wish to purge the system to less than 1% we need to 1 wait ve time constants, e =.006. This is a dead time of 1.6*5=8us. To make 5 the system comparable to the integrating amp, we can use up to 40us total to make a complete measurement. This gives us a 32us window for multiple samples. Multiple averaged samples can be modeled by convolving with an appropriate weighting function prior to integration of the noise spectrum. If the total integration window is t s, and the signal is sampled by the ADC at n equally spaced points within the window, the appropriate weighting function in the Laplace domain is 6

W (s) = 1 n n 1 k=0 e ksts n = 1 n n 1 { cos( kst } s n ) + i sin( kst s n ) k=0 The formula for xamp noise is then modied to include the weighting factor (16) σ xamp = [W (s)v out (s)] 2 ds (17) 0 6 Conclusions Figure 3 shows the oversampled transimpedance amp SNR with both 11 and 70pF diode capacitance vs the switched integrator with n as a parameter. The measurement window allows for 8uS settling to clear out any eect of the previous measurement, and then 32uS of total measurement time, broken up into n ADC readings which are averaged together. The xamp starts from about a 10x performance penalty and asymptotically approaches 90% of the switched integrator performance with 100 samples. For modest numbers of samples, say 4, the transimpedance amp has about 2.5x less SNR than the switched integrator circuit. The dierence between the two circuits is the added Johnson noise of the feedback resistor, which cannot be completely overcome with averaging. The xamp is unable to achieve 1% touch detect with three sigma reliability (eg: SNR=300) even with 10x oversampling and averaging. The averaged xamp improves substantially in performance but is still limited by the thermal noise from the feedback resistor. An integrator with 40us averaging is capable of 1% touch detection with 3 sigma reliability with no further processing required. A 1% touch detect performance with a transimpedance amp can be achieved with higher optical power at the cost of reduced battery life in portable equipment. The transimpedance amp may be a viable option for simplied prototype construction with discrete components. For a custom IC designed for portable equipment, it may be best to use a switched integrator preamp to save system power. 7

Figure 3: Comparison of transimpedance amp with both 11 and 70pF with switched integrator performance with number of averaged ADC readings within a 32uS window as a parameter. 8