Designing an interface between the textile and electronics using e-textile composites

Similar documents
Baroesque Barometric Skirt

JOINING TECHNOLOGY FOR SMART LUMINOUS TEXTILES BY EMBROIDERY

Wi-Fi Fingerprinting through Active Learning using Smartphones

Supporting Information

End-of-line Standard Substrates For the Characterization of organic

Wafer-scale 3D integration of silicon-on-insulator RF amplifiers

A Novel Silicon-Embedded Transformer for System-in-Package Power Isolation*

High efficient heat dissipation on printed circuit boards

SHELLCASE-TYPE WAFER-LEVEL PACKAGING SOLUTIONS: RF CHARACTERIZATION AND MODELING

Newsletter 3 June 2013

Multidisciplinary. developers

Sectional Design Standard for High Density Interconnect (HDI) Printed Boards

Analysis signal transitions characteristics of BGA-via multi-chip module Baolin Zhou1,a, Dejian Zhou1,b

Designing the Smart Foot Mat and Its Applications: as a User Identification Sensor for Smart Home Scenarios

Textile LEDs curtain lighting up by photovoltaic strips (EURECAT vision from 1D-NEON perspective)

Chip Assembly on MID (Molded Interconnect Device) A Path to Chip Modules with increased Functionality

Chapter 2 Precision Fabric Production in Industry

Printed Electronic Design

JOANNA BERZOWSKA PUBLICATIONS

2.5D & 3D Package Signal Integrity A Paradigm Shift

AN UCODE I2C PCB antenna reference designs. Application note COMPANY PUBLIC. Rev October Document information

Inductive power transfer in e-textile applications: Reducing the effects of coil misalignment

Signal Integrity Design of TSV-Based 3D IC

Digital Electronics 8. Multiplexer & Demultiplexer

EFFECT OF DIFFERENT CONDUCTIVE YARNS ON HEATING BEHAVIOUR OF FABRICS

Extending Acoustic Microscopy for Comprehensive Failure Analysis Applications

A passive circuit based RF optimization methodology for wireless sensor network nodes. Article (peer-reviewed)

Power Distribution Paths in 3-D ICs

Design of Experiments Technique for Microwave / Millimeter Wave. Flip Chip Optimization

Lecture 0: Introduction

Deliverable D5.2 DEMO chip processing option 3

Free Craft Pattern Lion Brand Vanna's Choice Loom Knit Sampler Afghan Pattern Number: L0323

Re-build-ing Boundaries: The Roles of Boundaries in Mixed Reality Play

WHIMSICAL from Camelot Fabrics Design and Instruction by Larene Smith The Quilted Button, Mission Viejo, CA Finished Size: 56 x 71

Poke-Home: Inverted Thru Board AWG: WTB INTER CONNECT FEATURES AND BENEFITS APPLICATIONS ELECTRICAL MECHANICAL ENVIRONMENTAL

Electrical Characteristics Analysis and Comparison between Through Silicon Via(TSV) and Through Glass Via(TGV)

A 6 : 1 UNEQUAL WILKINSON POWER DIVIDER WITH EBG CPW

MICROELECTRONICS ASSSEMBLY TECHNOLOGIES. The QFN Platform as a Chip Packaging Foundation

FIBER OPTIC SMART MONITORING OF KOREA EXPRESS RAILWAY TUNNEL STRUCTURES

APPLICATION NOTE 6381 ORGANIC LAND GRID ARRAY (OLGA) AND ITS APPLICATIONS

Nanowire-Based Programmable Architectures

Gates and and Circuits

The Advantages of Integrated MEMS to Enable the Internet of Moving Things

B. Flip-Chip Technology

Broadband and Small-size 3-dB Ring Coupler

Modeling, Design, and Demonstration of 2.5D Glass Interposers for 16-Channel 28 Gbps Signaling Applications

AMultistory Multi-story Power Delivery Technique for 3D Integrated Circuits

ENVIRONMENTAL. Operating Temperature: -40ºC to +125ºC. Insulator Color All Sizes 9 = UL White (Standard) 8 = UL Black (Special Order)

Scalable Electro-optical Assembly Techniques for Silicon Photonics

Design and simulation of a QCA 2 to 1 multiplexer

Design of an UHF RFID Antenna on Flexible Substrate Magnetically Coupled to the Tag

Active Decap Design Considerations for Optimal Supply Noise Reduction

PCB Origami: A Material-Based Design Approach to Computer-Aided Foldable Electronic Devices

Free Loom Pattern Lion Brand Wool-Ease Loom Knit Kimono Jacket Pattern Number: L10027

DIGITALLY controlled and area-efficient calibration circuits

Advanced Embedded Packaging for Power Devices

Multi-Element Si Sensor with Readout ASIC for EXAFS Spectroscopy 1

Chairs' Summary/Proposal for International Workshop on Human Activity Sensing Corpus and Its Application (HASCA2013)

The Institute for Special Textiles and Flexible Materials

This place covers: tuft strings and elongated pile articles serving other than decorative purposes.

Innovations Push Package-on-Package Into New Markets. Flynn Carson. STATS ChipPAC Inc Kato Rd Fremont, CA 94538

Development of Substrate Integrated Waveguides with Textile Materials by Manual Manufacturing Techniques

Topic 3. CMOS Fabrication Process

Prototyping Automotive Cyber- Physical Systems

Substrate Coupling in RF Analog/Mixed Signal IC Design: A Review

Thread Catcher Patern. withdetachable Pincushion and OptionalPosy

CMOS Detectors Ingeniously Simple!

Gates and Circuits 1

Specifications subject to change Packaging

Available online at ScienceDirect. Procedia Technology 20 (2015 )

ENVIRONMENTAL. Operating Temperature: -40ºC to +130ºC. Wire Size. Code Accepted Max Wire Gauge Insulation AWG Solid or Stranded

Biomedical sensors data fusion algorithm for enhancing the efficiency of fault-tolerant systems in case of wearable electronics device

CHARACTERIZATION OF PHASE SHIFTERS ON A KU-BAND PHASED ARRAY ANTENNA ESA/ESTEC, NOORDWIJK, THE NETHERLANDS 3-5 OCTOBER 2012

TECHNICAL REPORT: CVEL Parasitic Inductance Cancellation for Filtering to Chassis Ground Using Surface Mount Capacitors

Sectional Design Standard for Flexible/Rigid-Flexible Printed Boards

Application Note Silicon Flow Sensor SFS01

Infinity Probe Mechanical Layout Rules

DILLARD'S MINIMUM CONSTRUCTION GUIDELINES ADDENDUM FOR LEATHER & SUEDE GOODS

GameBlocks: an Entry Point to ICT for Pre-School Children

Mounting Approaches for RF Products Using the Package Type

CHAPTER 2 POLARIZATION SPLITTER- ROTATOR BASED ON A DOUBLE- ETCHED DIRECTIONAL COUPLER

Thin Film Resistor Integration into Flex-Boards

Layout of a Inverter. Topic 3. CMOS Fabrication Process. The CMOS Process - photolithography (2) The CMOS Process - photolithography (1) v o.

Functional and Aesthetic Design of Woven Electro-textile Fabrics

Design Rules for Silicon Photonics Prototyping

LUCEDA PHOTONICS DELIVERS A SILICON PHOTONICS IC SOLUTION IN TANNER L-EDIT

3084 IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 60, NO. 4, AUGUST 2013

HALEY Sound Around the Clock

Ubiquitous Home Simulation Using Augmented Reality

Wiring Parasitics. Contact Resistance Measurement and Rules

Transistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell Labratories. In 1961, first IC was introduced.

2016 Block of the month Presented By sewhooked.com. My Favorite Things. Finishing Instructions. 60 x 72 (for 12 blocks) or 30 x 36 (for 6 blocks)

A range of techniques has been devised to quantify the amount of misregistration present in a laminated panel:

Integrated Driving Aware System in the Real-World: Sensing, Computing and Feedback

MEMS in ECE at CMU. Gary K. Fedder

Methodology for MMIC Layout Design

SPECIFICATION. Low Profile Stacked Patch Antenna. Highest Accuracy, Lowest Profile Low Axial Ratio. Wideband GNSS Antenna. GPS L1+L2 Band Operation

An Analog Phase-Locked Loop

Beyond the switch: explicit and implicit interaction with light Aliakseyeu, D.; Meerbeek, B.W.; Mason, J.; Lucero, A.; Ozcelebi, T.; Pihlajaniemi, H.

CASE STUDY: MODULAR BLIND COLLABORATIVE DESIGN AND PRINTING USING THE CREATIF SOFTWARE SUITE AND FUTURE PERSPECTIVES

Transcription:

Designing an interface between the textile and electronics using e-textile composites Matija Varga ETH Zürich, Wearable Computing Lab Gloriastrasse 35, Zürich matija.varga@ife.ee.ethz.ch Gerhard Tröster ETH Zürich, Wearable Computing Lab Gloriastrasse 35, Zürich Abstract A design concept for textile-electronics integration is presented. The design describes utilization of textile composites for building textile circuits. Customized electronic blocks are placed between two e-textile layers. Textile circuits are formed by contacting conductive threads and the unit blocks, without modifying the e-textile material. Routing of textile circuits using the proposed approach is shown in two examples. Author Keywords Smart textiles; Textile circuits; E-textile composites; Wearable computing ACM Classification Keywords H.5.2 [Information interfaces and presentation (e.g., HCI)]: Miscellaneous. Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for third-party components of this work must be honored. For all other uses, contact the Owner/Author. Copyright is held by the owner/author(s). ISWC'14 Adjunct, September 13 17, 2014, Seattle, WA, USA ACM 978-1-4503-3048-0/14/09. Introduction In this work we present a design concept for textile-electronics integration using textile composites. We consider using stacked layers of e-textile and plastic electronics to build textile circuits. The resulting e-composite will have embedded sensing functionality. While building e-composites, the idea is to follow the paradigm of conventional high volume production where 255

measurable parameters and formal descriptions are used to describe how to manufacture a certain product. For example, in the printed circuit board (PCB) production process, manufacturers are provided with standard files describing the board substrate, components arrangement, top/bottom masks etc., which they use to develop the end product. A point that will be investigated here is how to develop a textile-integration method that can also be suitable for computer aided design of e-composites. The expected result would be to develop e-composites using a computer aided design tool that produces a set of description files (as in PCB example), which can be used to assemble the final smart garment. E-textile material considered in this work is manufactured using regular weaving technique. Regular structure of the material enables measuring as well as fine tuning of textile parameters (e.g. fiber diameters, fiber alignment, share of metallic fibers in a textile). In previous work, weaving conductive fibers (metallic fibers/yarns) was proven to be a reliable and well-defined process [7]. The main contributions in this paper: We propose a separation of textile and electronics manufacturing processes. We show a design approach for simplified textile-electronics integration using textile composites. Related work Textile-electronics integration assumes modification of the textile material. In the recent review by Castano et.al. [4], modifications of textile materials are split into four levels. Level one modification includes construction of conductive fibers for e-textile manufacturing, level two includes replacing conventional threads in a textile with conductive threads, level three describes modifications on the fabric material (e.g. conductive surface coating) and level four refers to the use of multiple fabrics to build a textile composite. In the work by Brun et.al. [2], level one modifications are made by integrating the chip inside the yarn. Specialized machines are used to modify conventional thread. E-textile is then manufactured using a standard weaving process. Ability to route electronics inside the resulting e-textile is limited due to the weaving process. In the work by Bonderover et.al. [1] and Zysset et.al. [9], level two modification is presented. In the latter, textile circuits are formed by replacing conventional threads with strips of electronics on a flexible substrate. During the manufacturing process, weaving machine is stopped for the strip to be inserted. In the work by Locher et.al [7] textile circuits are formed on the textile (level three modification). Metallic threads in textile are used as the interconnection infrastructure. Due to the mismatch between the textile orthogonal structure and the component footprint, customized interposers are used. Similar modifications are described in the work by Simon et.al. [8] where printed circuit boards are crimped onto an orthogonal textile grid. A total of 9 steps are needed to complete the textile-electronics integration. We would like to propose an approach that does not interfere with the weaving process of e-textiles and does not require multiple modification steps to make e-textile compliant to electronics. Level four modifications are shown in [3] where textile circuits (e.g. lines and pads) are laser cut and placed on a nonconductive textile substrate. Nonconductive textile is also used as an insulator on line crossings. Screen printing is presented by Kim. Y. et.al. [5] with the line resolution 256

WORKSHOP: WOSG of 200 µm and 100 µm for sputtering process. System on a chip is directly bonded on the textile and molded for mechanical stability. Routing of circuits on multiple layers is not shown. In contrast to that, we would like to propose a design that enables routing on both layers without using vias, holes and additional insulating material. Arrangement of the blocks on the grid is defined by an electrical engineer in the design phase. Separating the textile processing (e.g. bonding, cutting, sewing) and electrical routing is achieved using unit blocks. Textile composite design Previous work by Locher et.al. [7] investigates how textile circuits can be realized on a single e-textile layer. Cutting conductive lines, removing isolation and protecting the cuts are some of the steps that create overhead in overall process of textile electronics integration. Textile composites built in our work consist of two components: electronic unit blocks and textile layers with conductive threads. Regarding the textile material, the goal is to develop a general interconnection infrastructure that is independent from the end application. This also implies that very little knowledge about textile technology is needed to realize electrical part of the system. Usually, design of the electrical part is tightly coupled with the textile technology used. The goal of our approach is to reduce the coupling and constraints imposed on the electrical part of the textile composite. Unit blocks are flexible electronic devices customized for textile-electronics integration. They consist of flexible electronics and miniature off-the-shelf components. Depending on the embedded functionality, unit blocks can be divided in three groups: sensors/actuators, interconnects/insulators, and processing units. From the textile technology perspective, unit blocks are beneficial because they do not require from textile technology experts to work with electrical part of the system. Full functionality of the textile circuit is achieved by arranging and contacting unit blocks with the e-textile grid. 257 Figure 1: Three layers of the textile composite structure: Blue and green threads are regular threads and grey threads are metallic (conductive). Orange block represents the electronic unit block. Figure 2: Graphical representation of the resulting textile composite patch with 16 unit blocks. Textile composite is assembled by placing the unit blocks

between the two layers of textile. Unit blocks are glued to the textile to assure electrical contact. In the work by Lenz et.al. [6], bonding using nonconductive adhesives was presented as a reliable technique for contacting the e-textile. To ensure mechanical stability, textile layers are sewn together. Figure 1 shows layers of the composite. Conductive threads are represented by grey colored threads, while orange blocks represent electronic unit blocks. In Figure 2 unit blocks are embedded in the textile composite and connected with the conductive textile infrastructure. Examples of integration Use of textile composites for textile-electronics integration is described in this chapter. The first example describes the use of textile composite for routing analog signals while the second shows how the I 2 C and SPI enabled devices are interconnected using the described concept. Multiplexing analog signals This example shows how analog signals can be routed using the proposed textile integration approach. Block diagram of a switch sensor is given in the Figure 3. Sensors are powered with V dd at the input. Each switch activates one output of the sensor block. A multiplexer is used to read the output of each sensor in a circural fashion. The multiplexer is a unit block that interconnects an A/D converter and the sensor output. Figure 3: Block diagram of sensors (grey) connected to the multiplexer (orange). This example shows the worst case routing scenario because each sensing unit block uses all threads in a thread group, thus total of 4 independent threads per block must be reserved for each sensor (Figure 4). Once the block is connected to 4 threads, they are not available for other blocks. Therefore, the multiplexer unit block must be extended to reach over four thread group crossings. White unit block is used as interconnection between the top and the bottom layer. For the integration of additional 2 sensors, multiplexer unit block should expand over two additional thread group crossings. From Figure 4 it is obvious that the size of the multiplexer unit block grows with the complexity of the system. If the multiplexer unit block size is fixed, textile material with more than 4 threads in a thread group is used. Size of unit blocks and number of threads in a thread group can be extracted from the design as integration parameters. 258

WORKSHOP: WOSG Figure 4: E-composite patch with two sensors (grey), multiplexer (orange) and one routing block (white). Integrating I 2 C and SPI enabled sensors in textiles In contrast to the previous example, unit blocks here share most of the threads in a thread group. This example emphasizes a very good utilization of the orthogonal structure. The block diagram in Figure 5 shows multiple slave SPI enabled sensors connecting to one master. Figure 5: Block diagram of the SPI bus. In this example, sensors are arranged in a 3x3 matrix array (Figure 6). White unit blocks are used as interconnects that link the master with slaves. In case of I 2 C bus, all sensors use the e-textile infrastructure together and the whole system scales without increasing sizes of unit blocks. Figure 6: Matrix array of sensing unit blocks enabled with the SPI protocol. Layout of the I 2 C enabled matrix array is given for comparison. If SPI protocol is used instead of I 2 C, the layout of sensing blocks remains unchanged, but some modifications are needed. To enable the slave addressing, sensing unit blocks with the additional electronics are used - an OR gate is implemented inside the blocks. Moreover, additional interconnecting unit blocks are added. Master unit block extends over two crossings to enable addressing of columns and rows of the matrix. As in the first example, increasing the number of threads in a thread group could compensate for the size of the master block. In this setting sensors can be arbitrarily arranged on the grid and addressed by the master device. Even if sensor layout is changed during the e-composite design process, only the software in the master device requires modification. The e-textile infrastructure is not modified. 259

Outlook To quantify the approach described in this paper, parameters of the resulting textile composite will be extracted. The regular (orthogonal) structure of the textile composite is suitable for parameter extraction. Examples of parameters are: share of conductive threads in a material, overall textile area occupied by the device, share of the plastic substrate in the overall composite area and number of threads in a thread group. Distance between thread groups determines the distance between sensing unit blocks. Therefore, it is a parameter that is important for setting the resolution of the resulting e-composite. Number of threads in a thread group is determined by the complexity of unit blocks, i.e. number of input and outputs of the unit block. If the orthogonal structure is considered as a model and all parameters are tunable and easy to extract, optimization can be conducted during the design phase of the device. Acknowledgment This work was supported by the collaborative project SimpleSkin under contract with the European Commission (# 323849) in the FP7 FET Open framework. Woven textile material for realizing the concept presented in this work is provided by the project partner SEFAR AG. References [1] Bonderover, E., and Wagner, S. A woven inverter circuit for e-textile applications. Electron Device Letters, IEEE 25 (2004), 295 297. [2] Brun, J., Vicard, D., Mourey, B., Lepine, B., and Frassati, F. Packaging and wired interconnections for insertion of miniaturized chips in smart fabrics. In Microelectronics and Packaging Conference, 2009. EMPC 2009. European (June 2009), 1 5. [3] Buechley, L., and Eisenberg, M. Fabric pcbs, electronic sequins, and socket buttons: techniques for e-textile craft. Personal and Ubiquitous Computing 13 (2009), 133 150. [4] Castano, L. M., and Flatau, A. B. Smart fabric sensors and e-textile technologies: a review. Smart Materials and Structures (2014), 053001. [5] Kim, Y., Kim, H., and Yoo, H.-J. Electrical characterization of screen-printed circuits on the fabric. Advanced Packaging, IEEE Transactions on 33 (2010), 196 205. [6] Linz, T., von Krshiwoblozki, M., Walter, H., and Foerster, P. Contacting electronics to fabric circuits with nonconductive adhesive bonding. Journal of The Textile Institute 103, 10 (2012), 1139 1150. [7] Locher, I., and Troster, G. Fundamental building blocks for circuits on textiles. Advanced Packaging, IEEE Transactions on (Aug 2007), 541 550. [8] Simon, E. P., Kallmayer, C., Schneider-Ramelow, M., and Lang, K.-D. Development of a multi-terminal crimp package for smart textile integration. In Electronic System-Integration Technology Conference (ESTC), 2012 4th, IEEE (2012), 1 6. [9] Zysset, C., Kinkeldei, T., Münzenrieder, N., Petti, L., Salvatore, G., and Tröster, G. Combining electronics on flexible plastic strips with textiles. Textile Research Journal 83 (2013), 1130 1142. 260