74ALVC16245; 74ALVCH16245

Similar documents
20-bit bus interface D-type latch; 3-state

1-of-8 FET multiplexer/demultiplexer. The CBT3251 is characterized for operation from 40 C to +85 C.

74LVC16244A-Q100; 74LVCH16244A-Q100

16-bit buffer/line driver; 3-state

74LVCH16541A. 16-bit buffer/line driver; 3-state

74HC540; 74HCT540. Octal buffer/line driver; 3-state; inverting

74HC9114; 74HCT9114. Nine wide Schmitt trigger buffer; open drain outputs; inverting

74LV32A. 1. General description. 2. Features and benefits. 3. Ordering information. Quad 2-input OR gate

Octal buffer/line driver; inverting; 3-state

18-bit bus-interface D-type latch; 3-State

Hex non-inverting HIGH-to-LOW level shifter

74HC7540; 74HCT7540. Octal Schmitt trigger buffer/line driver; 3-state; inverting

Hex inverting buffer; 3-state

Hex buffer with open-drain outputs

1-of-2 decoder/demultiplexer

2-input NAND gate; open drain. The 74LVC1G38 provides a 2-input NAND function.

74HC4075; 74HCT General description. 2. Features and benefits. Ordering information. Triple 3-input OR gate

Inverter with open-drain output. The 74LVC1G06 provides the inverting buffer.

The 74LVC1G34 provides a low-power, low-voltage single buffer.

74HC86; 74HCT86. Quad 2-input EXCLUSIVE-OR gate

The 74LVC1G02 provides the single 2-input NOR function.

74HC11; 74HCT General description. 2. Features and benefits. 3. Ordering information. Triple 3-input AND gate

74HC4002; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NOR gate

Quad 2-input NAND buffer (open collector) The 74F38 provides four 2-input NAND functions with open-collector outputs.

Quad 2-input EXCLUSIVE-NOR gate

74LVC1G07-Q100. Buffer with open-drain output. The 74LVC1G07-Q100 provides the non-inverting buffer.

74AHC1G4212GW. 12-stage divider and oscillator

74AHC1G08; 74AHCT1G08

Dual inverting buffer/line driver; 3-state

The 74LVT04 is a high-performance product designed for V CC operation at 3.3 V. The 74LVT04 provides six inverting buffers.

74AHC1G04; 74AHCT1G04

Hex inverting HIGH-to-LOW level shifter

Quad 2-input EXCLUSIVE-NOR gate

74HC03; 74HCT03. Quad 2-input NAND gate; open-drain output

74AHC1G32; 74AHCT1G32

HEF4002B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Dual 4-input NOR gate

74LVC1G General description. 2. Features and benefits. Single 2-input multiplexer

Triple buffer with open-drain output. The 74LVC3G07 provides three non-inverting buffers.

Low-power configurable multiple function gate

Quad 2-input EXCLUSIVE-NOR gate

Single D-type flip-flop; positive-edge trigger. The 74LVC1G79 provides a single positive-edge triggered D-type flip-flop.

Single Schmitt trigger buffer

Dual non-inverting Schmitt trigger with 5 V tolerant input

Dual 1-of-4 FET multiplexer/demultiplexer. 1OE, 2OE, S0, and S1 select the appropriate B output for the A-input data.

74HC02; 74HCT General description. 2. Features and benefits. Ordering information. Quad 2-input NOR gate

74HC377; 74HCT General description. 2. Features and benefits. 3. Ordering information

10-stage divider and oscillator

16-bit bus transceiver; 3-state

Octal buffers with 3-state outputs

74AHC1G79; 74AHCT1G79

74CBTLV1G125. The 74CBTLV1G125 provides a single high-speed line switch. The switch is disabled when the output enable (OE) input is high.

4-bit bidirectional universal shift register

74AHC374-Q100; 74AHCT374-Q100

74HC240; 74HCT240. Octal buffer/line driver; 3-state; inverting

Quad R/S latch with 3-state outputs

74LVT125; 74LVTH General description. 2. Features and benefits. 3.3 V quad buffer; 3-state

74HC245; 74HCT245. Octal bus transceiver; 3-state

The CBT3306 is characterized for operation from 40 C to +85 C.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

74CBTLV General description. 2. Features and benefits. 2-bit bus switch

74AHC1G00; 74AHCT1G00

Hex non-inverting precision Schmitt-trigger

74ALVC bit dual supply translating transceiver; 3-state. This device can be used as two 8-bit transceivers or one 16-bit transceiver.

12-stage shift-and-store register LED driver

74AHC2G08; 74AHCT2G08

74ALVT General description. 2 Features and benefits. 3 Ordering information

74AHC30; 74AHCT30. The 74AHC30; 74AHCT30 provides an 8-input NAND function.

HEF4001B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Quad 2-input NOR gate

3.3 V 16-bit transparent D-type latch; 3-state

LOCMOS (Local Oxidation CMOS) to DTL/TTL converter HIGH sink current for driving two TTL loads HIGH-to-LOW level logic conversion

Octal buffer/driver with parity; non-inverting; 3-state

4-bit bidirectional universal shift register

HEF4014B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. 8-bit static shift register

74HC04; 74HCT04. Temperature range Name Description Version 74HC04D 40 C to +125 C SO14 plastic small outline package; 14 leads; body width 74HCT04D

74AHC1G79-Q100; 74AHCT1G79-Q100

74AHC1G02-Q100; 74AHCT1G02-Q100

LOCMOS (Local Oxidation CMOS) to DTL/TTL converter HIGH sink current for driving two TTL loads HIGH-to-LOW level logic conversion

Low-power configurable multiple function gate

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state. The 74HC574; 74HCT574 is functionally identical to:

10-bit level shifting bus switch with output enable. The CBTD3861 is characterized for operation from 40 C to +85 C.

HEF4049B-Q General description. 2. Features and benefits. 3. Applications. Hex inverting buffers

16-bit transparent D-type latch; 3-state

Buffers with open-drain outputs. The 74LVC2G07 provides two non-inverting buffers.

CBT3245A. 1. General description. 2. Features and benefits. 3. Ordering information. Octal bus switch

Bus buffer/line driver; 3-state

1-of-4 decoder/demultiplexer

74ABT General description. 2. Features and benefits. 3. Ordering information. Dual D-type flip-flop with set and reset; positive edge-trigger

Dual 4-bit static shift register

74CB3Q General description. 2 Features and benefits. 3 Applications. 4-bit 1-of-2 FET multiplexer/demultiplexer with charge pump

Low-power dual supply buffer/line driver; 3-state

74LVC1G86. 1 General description. 2 Features and benefits. 2-input EXCLUSIVE-OR gate

74ALVC bit dual supply translating transceiver; 3-state. This device can be used as two 8-bit transceivers or one 16-bit transceiver.

Quad 2-input NAND Schmitt trigger

HEF4014B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. 8-bit static shift register

Quad single-pole single-throw analog switch

Dual-supply voltage level translator/transceiver; 3-state

Octal bus switch with quad output enables

3.3 V octal transceiver with direction pin (3-state) The 74LVT245 is a high-performance BiCMOS product designed for V CC operation at 3.3 V.

HEF4069UB-Q General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Hex inverter

74LVC1G08. 1 General description. 2 Features and benefits. Single 2-input AND gate

Transcription:

Rev. 4 21 November 2017 Product data sheet 1 General description 2 Features and benefits 3 Ordering information Table 1. Ordering information Type number 74ALVC16245DL 74ALVCH16245DL 74ALVC16245DGG 74ALVCH16245DGG The is a 16-bit transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions. The features two output enable inputs (pins noe) for easy cascading and two send or receive inputs (pins ndir) for direction control. Pins noe control the outputs so that the buses are effectively isolated. This device can be used as two 8-bit transceivers or one 16-bit transceiver. The 74ALVCH16245 has an active bushold circuitry which is provided to hold unused or floating data inputs at a valid logic level. This feature eliminates the need for external pull-up or pull-down resistors. Wide supply voltage range from 1.2 V to 3.6 V CMOS low power consumption MULTIBYTE flow-through standard pin-out architecture Low inductance multiple V CC and pins for minimize noise and ground bounce Direct interface with TTL levels All data inputs have bushold (74ALVCH16245 only) Output drive capability 50 Ω transmission lines at 85 C Current drive ±24 ma at V CC = 3.0 V. Complies with JEDEC standards: JESD8-5 (2.3 V to 2.7 V) JESD8B/JESD36 (2.7 V to 3.6 V) ESD protection: HBM ANSI/ESDA/JEDEC JS-001 exceeds 2000 V CDM JESD22-C101E exceeds 1000 V Package Temperature range Name Description Version -40 C to +85 C SSOP48 plastic shrink small outline package; 48 leads; body width 7.5 mm -40 C to +85 C TSSOP48 plastic thin shrink small outline package; 48 leads; body width 6.1 mm SOT370-1 SOT362-1

4 Functional diagram 1OE 1DIR 2OE 2DIR G3 3EN1[BA] 3EN2[AB] G6 6EN1[BA] 6EN2[AB] 1 24 1DIR 2DIR 1A0 1 1B0 47 1A0 1B0 2 2 46 44 43 41 40 38 37 1A1 1A2 1A3 1A4 1A5 1A6 1A7 1B1 1B2 1B3 1B4 1B5 1B6 1B7 3 5 6 8 9 11 12 1A1 1A2 1A3 1A4 1A5 1A6 1A7 1B1 1B2 1B3 1B4 1B5 1B6 1B7 36 35 2A0 2A1 2B0 2B1 13 14 2A0 4 2B0 33 32 30 29 27 26 2A2 2A3 2A4 2A5 2A6 2A7 1OE 2B2 2B3 2B4 2B5 2B6 2B7 2OE 16 17 19 20 22 23 2A1 2A2 2A3 2A4 2A5 2A6 2A7 5 2B1 2B2 2B3 2B4 2B5 2B6 2B7 48 25 001aaa853 001aaa790 Figure 1. Logic symbol Figure 2. IEC logic symbol V CC data input to internal circuit mna004 Figure 3. Bushold circuit 2 / 16

1DIR 2DIR 1OE 2OE 1A0 2A0 1B0 2B0 1A1 2A1 1B1 2B1 1A2 2A2 1B2 2B2 1A3 2A3 1B3 2B3 1A4 2A4 1B4 2B4 1A5 2A5 1B5 2B5 1A6 2A6 1B6 2B6 1A7 2A7 1B7 2B7 001aaa789 Figure 4. Logic diagram 3 / 16

5 Pinning information 5.1 Pinning 74ALVC16245 74ALVCH16245 1DIR 1 48 1OE 1B0 2 47 1A0 1B1 3 46 1A1 4 45 1B2 5 44 1A2 1B3 6 43 1A3 V CC 7 42 V CC 1B4 8 41 1A4 1B5 9 40 1A5 10 39 1B6 11 38 1A6 1B7 12 37 1A7 2B0 13 36 2A0 2B1 14 35 2A1 15 34 2B2 16 33 2A2 2B3 17 32 2A3 V CC 18 31 V CC 2B4 19 30 2A4 2B5 20 29 2A5 21 28 2B6 22 27 2A6 2B7 23 26 2A7 2DIR 24 25 2OE aaa-027716 Figure 5. Pin configuration (T)SSOP48 5.2 Pin description Table 2. Pin description Pin Symbol Description 1, 24 1DIR, 2DIR direction control inputs 2, 3, 5, 6, 8, 9, 11, 12 1B0, 1B1, 1B2, 1B3, 1B4, 1B5, 1B6, 1B7 data output or input 4, 10, 15, 21, 28, 34, 39, 45 ground (0 V) 7, 18, 31, 42 V CC positive supply voltage 13, 14, 16, 17, 19, 20, 22, 23 2B0, 2B1, 2B2, 2B3, 2B4, 2B5, 2B6, 2B7 data output or input 48, 25 1OE, 2OE output enable input (active LOW) 36, 35, 33, 32, 30, 29, 27, 26 2A0, 2A1, 2A2, 2A3, 2A4, 2A5, 2A6, 2A7 data input or output 47, 46, 44, 43, 41, 40, 38, 37 1A0, 1A1, 1A2, 1A3, 1A4, 1A5, 1A6, 1A7 data input or output 4 / 16

6 Functional description Table 3. Function table [1] Input Input or output noe ndir nan nbn L L output nan = nbn input L H input output nbn = nan H X Z Z [1] H = HIGH voltage level L = LOW voltage level X = don t care Z = high-impedance OFF-state. 7 Limiting values Table 4. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to (ground = 0 V). Symbol Parameter Conditions Min Max Unit V CC supply voltage -0.5 +4.6 V V I V O input voltage output voltage data inputs with bushold data inputs without bushold control pins [1] [1] [1] [1] -0.5 V CC + 0.5 V -0.5 +4.6 V -0.5 +4.6 V -0.5 V CC + 0.5 V I IK input clamping current V I < 0 V -50 - ma I OK output clamping current V O > V CC or V O < 0 V - ±50 ma I O output current V O = 0 V to V CC - ±50 ma I CC supply current - 100 ma I ground current -100 - ma T stg storage temperature -65 +150 C P tot total power dissipation T amb = -40 C to +85 C SSOP package TSSOP package [2] [3] - 850 mw - 600 mw [1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed. [2] Above 55 C the value of P tot derates linearly with 11.3 mw/k. [3] Above 55 C the value of P tot derates linearly with 8 mw/k. 5 / 16

8 Recommended operating conditions Table 5. Recommended operating conditions Symbol Parameter Conditions Min Typ Max Unit V CC supply voltage maximum speed performance C L = 30 pf 2.3-2.7 V C L = 50 pf 3.0-3.6 V low-voltage applications 1.2-3.6 V V I input voltage 0 - V CC V V O output voltage 0 - V CC V T amb ambient temperature -40 - +85 C Δt/ΔV input transition rise and fall rate V CC = 2.3 V to 3.0 V - - 20 ns/v V CC = 3.0 V to 3.6 V - - 10 ns/v 9 Static characteristics Table 6. Static characteristics At recommended operating conditions; voltages are referenced to (ground = 0 V). Symbol Parameter Conditions Min Typ [1] Max Unit T amb = -40 C to +85 C V IH V IL V OH V OL I I I OZ HIGH-level input voltage LOW-level input voltage HIGH-level output voltage LOW-level output voltage input leakage current OFF-state output current V CC = 2.3 V to 2.7 V 1.7 1.2 - V V CC = 2.7 V to 3.6 V 2.0 1.5 - V V CC = 2.3 V to 2.7 V - 1.2 0.7 V V CC = 2.7 V to 3.6 V - 1.5 0.8 V V I = V IH or V IL I O = -100 μa; V CC = 2.3 V to 3.6 V V CC - 0.2 V CC - V I O = -6 ma; V CC = 2.3 V V CC - 0.3 V CC - 0.08 - V I O = -12 ma; V CC = 2.3 V V CC - 0.6 V CC - 0.26 - V I O = -12 ma; V CC = 2.7 V V CC - 0.5 V CC - 0.14 - V I O = -12 ma; V CC = 3.0 V V CC - 0.6 V CC - 0.09 - V I O = -24 ma; V CC = 3.0 V V CC - 1.0 V CC - 0.28 - V V I = V IH or V IL I O = 100 μa; V CC = 2.3 V to 3.6 V - 0.20 V I O = 6 ma; V CC = 2.3 V - 0.07 0.40 V I O = 12 ma; V CC = 2.3 V - 0.15 0.70 V I O = 12 ma; V CC = 2.7 V - 0.14 0.40 V I O = 24 ma; V CC = 3.0 V - 0.27 0.55 V V CC = 2.3 V to 3.6 V; V I = V CC or - 0.1 5 μa V CC = 2.3 V to 3.6 V; V I = V IH or V IL ; V O = V CC or - 0.1 10 μa 6 / 16

Symbol Parameter Conditions Min Typ [1] Max Unit I CC supply current V CC = 2.3 V to 3.6 V; V I = V CC or ; I O = 0 A - 0.2 40 μa ΔI CC I BHL I BHH I BHLO I BHHO additional supply current bus hold LOW current bus hold HIGH current bus hold LOW overdrive current bus hold HIGH overdrive current 74ALVCH16245; per data I/O pin; V CC = 2.3 V to 3.6 V; V I = V CC - 0.6 V; I O = 0 A V CC = 2.3 V; V I = 0.7 V V CC = 3.0 V; V I = 0.8 V V CC = 2.3 V; V I = 1.7 V V CC = 3.0 V; V I = 2.0 V V CC = 3.6 V V CC = 3.6 V [2] [2] [2] [2] [2] [2] - 150 750 μa 45 - - μa 75 150 - μa -45 - - μa -75-175 - μa 500 - - μa -500 - - μa C I input capacitance - 4.0 - pf C I/O input/output capacitance - 8.0 - pf [1] All typical values are measured at T amb = 25 C. [2] Valid for data inputs of bushold parts. 7 / 16

10 Dynamic characteristics Table 7. Dynamic characteristics At recommended operating conditions; voltages are referenced to (ground = 0 V); for test circuit see Figure 8. Symbol Parameter Conditions Min Typ [1] Max Unit T amb = -40 C to +85 C t pd t en t dis C PD propagation delay enable time disable time power dissipation capacitance nan to nbn; nbn to nan; see Figure 6 V CC = 2.3 V to 2.7 V 1.0 2.0 3.7 ns V CC = 2.7 V 1.0 2.1 3.6 ns V CC = 3.0 V to 3.6 V 1.0 1.9 3.0 ns noe to nan; noe to nbn; see Figure 7 V CC = 2.3 V to 2.7 V 1.0 2.7 5.7 ns V CC = 2.7 V 1.0 3.0 5.4 ns V CC = 3.0 V to 3.6 V 1.0 2.3 4.4 ns noe to nan; noe to nbn; see Figure 7 V CC = 2.3 V to 2.7 V 1.0 2.2 5.2 ns V CC = 2.7 V 1.0 3.1 4.6 ns V CC = 3.0 V to 3.6 V 1.0 2.8 4.1 ns per buffer; V I = to V CC [5] outputs enabled - 29 - pf outputs disabled - 5 - pf [2] [3] [4] [1] Typical values are measured at T amb = 25 C Typical values for V CC = 2.3 V to 2.7 V are measured at V CC = 2.5 V. Typical values for V CC = 3.0 V to 3.6 V are measured at V CC = 3.3 V. [2] t pd is the same as t PLH and t PHL. [3] t en is the same as t PZL and t PZH. [4] t dis is the same as t PLZ and t PHZ. [5] C PD is used to determine the dynamic power dissipation (P D in μw). P D = C PD V CC 2 fi N + (C L V CC 2 fo ) where: f i = input frequency in MHz; f o = output frequency in MHz; C L = output load capacitance in pf; V CC = supply voltage in Volts; N = total load switching outputs; (C L V CC 2 fo ) = sum of outputs. 8 / 16

10.1 Waveforms and test circuit nan, nbn input V I t PHL tplh nbn, nan output V OH V OL 001aaa792 Measurement points are given in Table 8. V OL and V OH are typical output voltage levels that occur with the output load. Figure 6. Input (nan, nbn) to output (nbn, nan) propagation delay times V I noe input t PLZ t PZL V CC output LOW-to-OFF OFF-to-LOW V OL V X V OH output HIGH-to-OFF OFF-to-HIGH Measurement points are given in Table 8. t PHZ outputs enabled V Y outputs disabled V OL and V OH are typical output voltage levels that occur with the output load. Figure 7. 3-state enable and disable times t PZH outputs enabled mna362 Table 8. Measurement points Supply voltage Input Output V CC V X V Y < 2.7 V 0.5 V CC 0.5 V CC V OL + 0.15 V V OH - 0.15 V 2.7 V 1.5 V 1.5 V V OL + 0.3 V V OH - 0.3 V 9 / 16

t W V I negative pulse 0 V 90 % 10 % t f t r t r t f V I positive pulse 0 V 10 % 90 % t W V EXT V CC G V I DUT V O RL RT CL RL Test data is given in Table 9. Definitions test circuit: R L = Load resistance. C L = Load capacitance includes jig and probe capacitance. R T = Termination resistance should be equal to Z o of pulse generator. V EXT = Test voltage for switching times. Figure 8. Test circuit for measuring switching times 001aae331 Table 9. Test data Supply voltage Input Load V EXT V CC V I t r, t f C L R L t PLH, t PHL t PHZ, t PZH t PLZ, t PZL < 2.7 V V CC 2.0 ns 30 pf 500 Ω open 2 V CC 2.7 V to 3.6 V 2.7 V 2.5 ns 50 pf 500 Ω open 2 V CC 10 / 16

11 Package outline SSOP48: plastic shrink small outline package; 48 leads; body width 7.5 mm SOT370-1 D E A X c y H E v M A Z 48 25 Q A 2 A 1 (A ) 3 A pin 1 index θ L p 1 24 L e b p w M detail X 0 5 10 mm scale DIMENSIONS (mm are the original dimensions) A UNIT A 1 A 2 A 3 b p c D (1) E (1) e H E L L p Q v w y Z (1) max. mm 2.8 0.4 0.2 2.35 2.20 0.25 0.3 0.2 0.22 0.13 16.00 15.75 7.6 7.4 10.4 1.0 1.2 0.635 1.4 0.25 10.1 0.6 1.0 0.18 0.1 0.85 0.40 θ o 8 o 0 Note 1. Plastic or metal protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION SOT370-1 REFERENCES IEC JEDEC JEITA MO-118 EUROPEAN PROJECTION ISSUE DATE 99-12-27 03-02-19 Figure 9. Package outline SOT370-1 (SSOP48) 11 / 16

TSSOP48: plastic thin shrink small outline package; 48 leads; body width 6.1 mm SOT362-1 D E A X c y H E v A Z 48 25 A 2 A 1 Q (A 3 ) A pin 1 index 1 24 w e b p L detail X L p θ 0 2.5 5 mm scale Dimensions (mm are the original dimensions) mm Unit max nom min Outline version SOT362-1 A A 1 A 2 A 3 b p c D (1) 0.15 1.05 0.28 0.2 12.6 6.2 8.3 0.8 0.50 0.8 8 1.2 0.25 0.5 1 0.25 0.08 0.1 0.05 0.85 0.17 0.1 12.4 6.0 7.9 0.4 0.35 0.4 0 Note 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included. References IEC JEDEC JEITA MO-153 E (2) e H E L L p Q v w y Z European projection θ sot362-1_po Issue date 03-02-19 13-08-05 Figure 10. Package outline SOT362-1 (TSSOP48) 12 / 16

12 Abbreviations Table 10. Abbreviations Acronym CDM CMOS DUT ESD HBM TTL Description Charged Device Model Complementary Metal-Oxide Semiconductor Device Under Test ElectroStatic Discharge Human Body Model Transistor-Transistor Logic 13 Revision history Table 11. Revision history Document ID Release date Data sheet status Change notice Supersedes 74ALVC_ALVCH16245 v.4 20171121 Product data sheet - 74ALVC_ALVCH16245 v.3 Modifications: The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia. Legal texts have been adapted to the new company name where appropriate. 74ALVC_ALVCH16245 v.3 20040512 Product data sheet - Modifications: 74ALVCH16245 v.2 74ALVC16245_ 74ALVCH16245 v.1 The format of this data sheet has been redesigned to comply with the current presentation and information standard of Philips Semiconductors. Section 1: General description updated. 74ALVCH16245 v.2 19980629 Product specification - 74ALVCH16245 v.1 74ALVC16245_ 74ALVCH16245 v.1 19980325 Product specification - - 74ALVCH16245 v.1 19950102 Preliminary specification - - 13 / 16

14 Legal information 14.1 Data sheet status Document status [1][2] Product status [3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [1] Please consult the most recently issued document before initiating or completing a design. [2] The term 'short data sheet' is explained in section "Definitions". [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com. 14.2 Definitions Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. Product specification The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet. 14.3 Disclaimers Limited warranty and liability Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia. In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia. Right to make changes Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer s own risk. Applications Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer s sole responsibility to determine whether the Nexperia product is suitable and fit for the customer s applications and products planned, as well as for the planned application and use of customer s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer s applications or products, or the application or use by customer s third party customer(s). Customer is responsible for doing all necessary testing for the customer s applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer s third party customer(s). Nexperia does not accept any liability in this respect. Limiting values Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. Terms and conditions of commercial sale Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer s general terms and conditions with regard to the purchase of Nexperia products by customer. No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Export control This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities. 14 / 16

Non-automotive qualified products Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer s own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications. Translations A non-english (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions. 14.4 Trademarks Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. 15 / 16

Contents 1 General description... 1 2 Features and benefits...1 3 Ordering information... 1 4 Functional diagram...2 5 Pinning information... 4 5.1 Pinning...4 5.2 Pin description... 4 6 Functional description...5 7 Limiting values...5 8 Recommended operating conditions... 6 9 Static characteristics...6 10 Dynamic characteristics...8 10.1 Waveforms and test circuit... 9 11 Package outline...11 12 Abbreviations... 13 13 Revision history... 13 14 Legal information...14 Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'. Nexperia B.V. 2017. All rights reserved. For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 21 November 2017 Document identifier: 74ALVC_ALVCH16245