Analysis of circuits containing active elements by using modified T - graphs

Similar documents
Homework #1 due Monday at 6pm. White drop box in Student Lounge on the second floor of Cory. Tuesday labs cancelled next week

Kirchhoff s Rules. Kirchhoff s Laws. Kirchhoff s Rules. Kirchhoff s Laws. Practice. Understanding SPH4UW. Kirchhoff s Voltage Rule (KVR):

(CATALYST GROUP) B"sic Electric"l Engineering

CHAPTER 3 AMPLIFIER DESIGN TECHNIQUES

REVIEW QUESTIONS. Figure For Review Question Figure For Review Question Figure For Review Question 10.2.

Sequential Logic (2) Synchronous vs Asynchronous Sequential Circuit. Clock Signal. Synchronous Sequential Circuits. FSM Overview 9/10/12

Translate and Classify Conic Sections

Geometric quantities for polar curves

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad

Direct Current Circuits. Chapter Outline Electromotive Force 28.2 Resistors in Series and in Parallel 28.3 Kirchhoff s Rules 28.

Network Theorems. Objectives 9.1 INTRODUCTION 9.2 SUPERPOSITION THEOREM

Algebra Practice. Dr. Barbara Sandall, Ed.D., and Travis Olson, M.S.

Discontinued AN6262N, AN6263N. (planed maintenance type, maintenance type, planed discontinued typed, discontinued type)

Math Circles Finite Automata Question Sheet 3 (Solutions)

Dataflow Language Model. DataFlow Models. Applications of Dataflow. Dataflow Languages. Kahn process networks. A Kahn Process (1)

On the Description of Communications Between Software Components with UML

REVIEW QUESTIONS. Figure 2.63 For Review Question 2.6. Figure 2.64 For Review Question The reciprocal of resistance is:

& Y Connected resistors, Light emitting diode.

Determine currents I 1 to I 3 in the circuit of Fig. P2.14. Solution: For the loop containing the 18-V source, I 1 = 0.

Domination and Independence on Square Chessboard

(1) Non-linear system

Solutions to exercise 1 in ETS052 Computer Communication

Mixed CMOS PTL Adders

Section 16.3 Double Integrals over General Regions

Student Book SERIES. Patterns and Algebra. Name

Experimental Application of H Output-Feedback Controller on Two Links of SCARA Robot

MAXIMUM FLOWS IN FUZZY NETWORKS WITH FUNNEL-SHAPED NODES

10.4 AREAS AND LENGTHS IN POLAR COORDINATES

Design and implementation of a high-speed bit-serial SFQ adder based on the binary decision diagram

Section 17.2: Line Integrals. 1 Objectives. 2 Assignments. 3 Maple Commands. 1. Compute line integrals in IR 2 and IR Read Section 17.

9.4. ; 65. A family of curves has polar equations. ; 66. The astronomer Giovanni Cassini ( ) studied the family of curves with polar equations

SOLVING TRIANGLES USING THE SINE AND COSINE RULES

Multi-beam antennas in a broadband wireless access system

All-optical busbar differential protection scheme for electric power systems

Exercise 1-1. The Sine Wave EXERCISE OBJECTIVE DISCUSSION OUTLINE. Relationship between a rotating phasor and a sine wave DISCUSSION

Understanding Basic Analog Ideal Op Amps

Experiment 3: The research of Thevenin theorem

Current-mode Biquadratic Universal Filter Design with Two Terminal Unity Gain Cells

Two-layer slotted-waveguide antenna array with broad reflection/gain bandwidth at millimetre-wave frequencies

Lab 8. Speed Control of a D.C. motor. The Motor Drive

On the Effectivity of Different Pseudo-Noise and Orthogonal Sequences for Speech Encryption from Correlation Properties

EE Controls Lab #2: Implementing State-Transition Logic on a PLC

University of North Carolina-Charlotte Department of Electrical and Computer Engineering ECGR 4143/5195 Electrical Machinery Fall 2009

Mesh and Node Equations: More Circuits Containing Dependent Sources

ISSCC 2006 / SESSION 21 / ADVANCED CLOCKING, LOGIC AND SIGNALING TECHNIQUES / 21.5

This is a repository copy of Four-port diplexer for high Tx/Rx isolation for integrated transceivers.

Regular languages can be expressed as regular expressions.

METHOD OF LOCATION USING SIGNALS OF UNKNOWN ORIGIN. Inventor: Brian L. Baskin

Two-electrode biopotential amplifier with current-driven inputs

Open Access A Novel Parallel Current-sharing Control Method of Switch Power Supply

Interference Cancellation Method without Feedback Amount for Three Users Interference Channel

Engineer-to-Engineer Note

Synchronous Generator Line Synchronization

Simulation of Transformer Based Z-Source Inverter to Obtain High Voltage Boost Ability

To provide data transmission in indoor

The Math Learning Center PO Box 12929, Salem, Oregon Math Learning Center

CS 135: Computer Architecture I. Boolean Algebra. Basic Logic Gates

Alternating-Current Circuits

Electrical data Nominal voltage AC/DC 24 V Nominal voltage frequency

Automatic Synthesis of Compressor Trees: Reevaluating Large Counters

Electrical data Nominal voltage AC/DC 24 V Nominal voltage frequency

Example. Check that the Jacobian of the transformation to spherical coordinates is

Convolutional Networks. Lecture slides for Chapter 9 of Deep Learning Ian Goodfellow

MEASURE THE CHARACTERISTIC CURVES RELEVANT TO AN NPN TRANSISTOR

Francis Gaspalou Second edition of February 10, 2012 (First edition on January 28, 2012) HOW MANY SQUARES ARE THERE, Mr TARRY?

Study on SLT calibration method of 2-port waveguide DUT

Summary of Last Lecture

The computer simulation of communication for PLC systems

CHAPTER 2 LITERATURE STUDY

Correction & Clarification From Last Lecture (2)

Three-Phase Synchronous Machines The synchronous machine can be used to operate as: 1. Synchronous motors 2. Synchronous generators (Alternator)

A Simple Approach to Control the Time-constant of Microwave Integrators

CS2204 DIGITAL LOGIC & STATE MACHINE DESIGN SPRING 2005

DESIGN OF CONTINUOUS LAG COMPENSATORS

ABB STOTZ-KONTAKT. ABB i-bus EIB Current Module SM/S Intelligent Installation Systems. User Manual SM/S In = 16 A AC Un = 230 V AC

Sinusoidal Steady State Analysis

Application Note. Differential Amplifier

Implementation of Different Architectures of Forward 4x4 Integer DCT For H.264/AVC Encoder

Student Book SERIES. Fractions. Name

Modeling of Conduction and Switching Losses in Three-Phase Asymmetric Multi-Level Cascaded Inverter

Calculation of Off-Core Inductance in Dual-Circuit Model of Transformer

Area-Time Efficient Digit-Serial-Serial Two s Complement Multiplier

MOS Transistors. Silicon Lattice

Proceedings of Meetings on Acoustics

Control of high-frequency AC link electronic transformer

EET 438a Automatic Control Systems Technology Laboratory 5 Control of a Separately Excited DC Machine

The Discussion of this exercise covers the following points:

Chapter 2 Literature Review

Digital Design. Sequential Logic Design -- Controllers. Copyright 2007 Frank Vahid

Th ELI1 09 Broadband Processing of West of Shetland Data

Performance Comparison between Network Coding in Space and Routing in Space

c The scaffold pole EL is 8 m long. How far does it extend beyond the line JK?

Engineering: Elec 3509 Electronics II Instructor: Prof. Calvin Plett,

5 I. T cu2. T use in modem computing systems, it is desirable to. A Comparison of Half-Bridge Resonant Converter Topologies

Three-Phase NPC Inverter Using Three-Phase Coupled Inductor

S1 Only VEOG HEOG. S2 Only. S1 and S2. Computer. Subject. Computer

Design of UHF Fractal Antenna for Localized Near-Field RFID Application

Experiment 3: Non-Ideal Operational Amplifiers

A Novel Low-profile, Dual-polarization, Multi-band Base-station Antenna Element The Fourpoint Antenna

Synchronous Machine Parameter Measurement

Transcription:

Anlsis of circuits contining ctive elements using modified T - grphs DALBO BOLEK *) nd EA BOLKOA**) Deprtment of Telecommunictions *) dioelectronics **) Brno Universit of Technolog Purknov 8, 6 Brno CECH EPUBLC Astrct: - The so-clled modified trnsform (T) grphs re descried in the pper, which re grph nlog to wellknown voltge nd current incidence mtrices. The procedure is shown how to pss from T-grphs to the clssicl Mson-Cotes (MC) flow grph. The explntion is illustrted with exmples of circuits contining opertionl mplifiers nd current conveors. Ke-Words: - Signl flow grph, flow grph, T-grph, incidence mtrix, liner trnsformtion, opertionl mplifier, current conveor. ntroduction Mson s (M-) nd Mson-Cotes' (MC-) flow grphs s tools of hnd-nd-pper nlsis of reltivel simple liner circuits hve een in existence for mn ers [], []. However, their sic form is not suitle for direct solution of circuits contining some ctive elements, such s tod's much promising current conveors. Severl tpes of signl flow grph hve een developed for circuits contining ctive elements [], [4], [5]. Their nlsis shows tht common utilition of given grph is conditionl on the following fctors:. Simple rules of grph construction directl from the circuit schemtics.. Economicl grph structure, i.e. the requirement of reltivel simple grph nd its simple evlution.. Simple rules of grph evlution. 4. Possiilit of evlution oth voltge & current gins nd immittnces. ules No. nd No. re often in contrdiction: The w to n economicl grph leds mostl through hrdto-rememer rules of thum [4]. ule No. is fulfilled utomticll if the resulting grph is the M- or the MCgrph. Then Mson s well-known generl gin formul cn e used. ule No. 4 is not fulfilled for some grphs due to the reduction of some vriles s consequence of ppling rule No.. However, these vriles re necessr, for exmple, for nling immittnce reltions. From the point of view of rules No.,, nd 4, the so-clled trnsform (T-) grphs introduced in [5] re interesting. The strt from the grph interprettion of voltge nd current incidence mtrices. For the purpose of fulfilling rule No., we developed the mtrix method of so-clled twin vriles. The so-clled modified T-grphs re introduced in the pper, which represent snthesis of T-grphs nd the method of twin vriles. These grphs were developed with the im to rech well-lnced compromise while fulfilling rules No. to 4. As finl structure, we otin the clssicl MC-grph with its common evlution. This pper is orgnied s follows: n Section we summrie sic knowledge from the theor of T- grphs. The T- to MC-grph conversion is demonstrted on n exmple of pssive liner circuit. n Section we then explin the sic ide of twin vriles nd its utilition in the construction of economicl T-grphs. We use the circuits with OpAmps nd current conveors for explntion. The ppliction Section 4 shows mong others- the prolem of serching for permitted twin vriles while nling circuits comprising severl ctive elements. ncidence mtrices, T- nd MC-grphs Consider pssive liner circuit consisting of m oneports with the dmittnces k, k =,,.., m. Let the circuit contin n independent nodes to which we ssign n node voltges i, i =,,,n, directed from node i towrd the reference node, nd n node currents i, i =,,,n, which flow into the circuit from outer sources. We introduce loding orienttion of voltges k nd currents k of rnch dmittnces k. Then the equtions hold B B B = () N B = A () B N = A () where B (m,), B (m,), N (n,), N (n,) re the vectors of rnch currents, rnch voltges, node currents nd node voltges. Here B (m,m) is digonl mtrix of rnch dmittnces, A (n,m) nd A (m,n) re the current nd voltge incidence mtrices. For the pssive circuits, the incidence mtrices re connected through trnsposition.

Associting equtions (), () nd () ields the nodl dmittnce equtions: N N N = (4) where N B = A A. (5) The T-grphs represent equtions ()-(). Then equtions (4) nd (5) give directions on how to pss from the T- to the MC-grphs. As n exmple, consider the pssive Tcheshev ldder filter in Fig.. C L Q S C Fig.. Pssive filter nled. The independent nodes, node currents nd specified directions of rnch voltges nd currents re denoted in the schemtic. For the circuit we get C C L = /sl L () C C B B B = - C - L () C N A B - C L = - () C B A N - N =A B A = - /sl -/sl (5) -/sl /sl Equtions () -() cn e represented the T-grph in Fig.. The following structures cn e recognied in the trnsform grph: - - - - /sl Fig.. Trnsform grph of the circuit in Fig.. - The twins node voltge/node current. - The rnch dmittnces. - The voltge nd current rnches of the T-grph, mrked the open nd contoured rrows; the trnsform coefficients corresponding to the elements of incidence mtrices re plced ner the rrows. As consequence of the circuit pssivit nd the smmetr of voltge nd current incidence mtrices, the voltge nd current gins of the corresponding rnches of the T-grph re equl. Pssing from the T- to MC-grphs cn e done ccording to the following lgorithm: - The self-loop gin of node voltge i is otined s sum of products where nd ki m k= k ki, (6) re the voltge nd the current gin of the rnch tht directl connects twins i i with dmittnce k. - The gin of pth directed from node i to node j is otined s negtive sum of products m k =. (7) - The pth with gin of is directed from node i to node i. The ppliction of the procedure given is in Fig.. The MC-grph cn e constructed directl ove the T- grph. The resulting MC-grph full conforms to eqution (4), where N is given eqution (5 ). /sl /sl /sl /sl - /sl Fig.. T- to MC-grph construction (circuit from Fig. ). k kj - - -

t should e noted tht the corresponding unit-gin pths from the node currents to the node voltges re constructed onl if it is dvisle to consider the given node current. The T-grph cn e constructed directl from the schemtic, following this procedure: - n the schemtic, we numer the nodes, we drw the rnches of outer sources nd direct them inside the circuit, nd we direct (in n ritrr w) ech internl rnch comprising the one-port dmittnce. - We drw smols of twin vriles, ordering them s unknown vrile known vrile (for pssive circuits we hve node voltge node current ). Below them we drw grph nodes, lelled the corresponding rnch dmittnces. - Utiliing Kirchhoff s voltge lw, we drw rnches of the voltge T-grph. We dd gins ( or ) to individul rnches. - We complete the T-grph rnches smmetricll (for pssive circuits) the current gins. After tht, the MC-grph is constructed nd evluted s descried ove.. Method of twin vriles nd modified T-grph. Circuits with idel OpAmps Consider n idel opertionl mplifier (OPA) connected to the circuit s shown in Fig. 4. c Fig. 4. Exmple of OPA connection. c c The OPA mintins ero voltge etween its inputs, such tht the equlit = is true. This will e utilied for the reduction of unknown vriles. f we re not interested in the OPA output current (it cn e clculted post fcto from the voltges), we need not compile the eqution of Kirchhoff s current lw for node c. Be wre tht the numer of node voltges nd currents must e the sme in the set of circuit equtions. After the reduction descried, these vriles re [ =, c ] nd [, ]. The circuit in Fig. 4 gives the equtions...,.... = = The dots indicte other possile elements which re generted the floting dmittnces nd. n the mtrix form, = = c. (8) There re two corresponding MC-grphs in Fig. 5. - = () c = () c Fig. 5. Two versions of MC-grphs corresponding to eqution (8). Two possile vrints of twin vriles result form the grphs: ) =, c, ) =, c. Conclusion: n the cse of idel OpAmp, we onl consider unknown vriles = nd c. Either current or current is llocted to the first unknown voltge vrile (OpAmp input). The second current will e llocted to the OpAmp output voltge. Both vrints of the T- nd the MC-grphs of the circuit in Fig. 4 re shown in Fig. 6. Note tht the grphs re equl to those in Fig. 5. - - = c = c c () - c Fig. 6. Construction of grphs of circuit in Fig. 4.. Circuits with current conveors CC± Shown in Fig. 7 is current conveor with the wellknown internl structure, connected in generl network. The circuit cn e descried the following equtions: =... =... =... At the sme time the equlit = holds, which will e used to reduce the vrile. ()

x x x CC ± ± Fig. 7. Sucircuit with current conveor CC±. Two grph vrints in Fig. 8 correspond to the ove equtions: x = x x - - - x x = - x x ± - - () - x () - Fig. 8. rph representtion of circuit in Fig. 7. Conclusion: n the cse of CC± elements, we onl consider the unknown vriles =,, nd. Either current x or current is llocted to the first unknown voltge vrile ( = ). Either current or current will e llocted to the second unknown voltge vrile ( ). Either current or current x will e llocted to vrile. Considering the sequence of unknown vriles =,,, the corresponding sequence of twin currents is either,, or the sequence,,, which is its cclic-shifted equivlent. - 4 llustrtive exmples 4. Circuits with opertionl mplifiers Let us consider the nd -order ndpss filter in Fig. 9 [6] nd the corresponding MC-grph constructed from the T-grph in Fig.. C Q C S T OPA C Fig. 9. nd -order ndpss filter. - - - = 5 4 4 - - OPA Fig.. rph representtion of filter in Fig. 9. Evluting the MC-grph, we otin the voltge trnsfer function 5 = C ( ) s C C s C s = s C 4. Circuits with current conveors Shown in Fig. is simple circuit contining CC. The voltge gin from node to node is s follows: =. Q CC Fig.. Circuit contining CC. S U

The corresponding grphs re in Fig.. Evluting the MC-grph ields the ove trnsfer function. = -- - - - - Fig.. rph representtion of circuit in Fig.. An impednce converter with oth positive nd negtive current conveors is shown in Fig. [7]. The unknown vriles re s follows: =, = 4, (CC current), ( CC- current). Q CC CC- Fig.. mpednce converter with CC nd CC- [7]. - = 4 - = - S - - - - - 4 Fig. 4. rph representtion of circuit in Fig.. From the viewpoint of CC, the following twin vriles could e possile: - ) = 4 4 or = 4 ) 4 c) - Now we complete them from the viewpoint of CC-: = conflict with ) or = see ) see ) The onl possile piring is given in Fig. 4. Evluting the MC-grph, we get the input impednce:..( ).( ) = = =. inp 5 Conclusions The descried method of grph solution of liner sstems comines the so-clled trnsform grphs nd the method of twin vriles. As result, the lgorithm of grph construction is reltivel simple, nd the sie of the resulting MC-grph is reduced enough. As shown in the finl exmple, the selection of permitted twin vriles must e performed crefull if there is numer of trnsform elements in the circuit nled. This method cn e used to solve generl liner prolems, not onl in the nlsis of electricl circuits. eferences: [] Mson, S.J., Feedck Theor: Further Properties of Signl Flow rphs. Proc. E, ol. 44, No. 7, pp. 9-96, 956. [] Cotes, C.L., Flow-grph Solution of Liner Algeric Equtions. E Trns. Circuit Theor, CT- 6, pp. 7-87, 959. [] Mul, J., Signl-Flow-rph-gin with espect to the enerl Node of rph. Electronics Letters, August 969, No. 6, pp. 8-8. [4] Biolek,D., Novel Signl Flow rphs of Current Conveors. 8th MWSCAS, io de Jneiro, Bril August -6, 995, pp. 58-6. [5] Mul, J., Pospisil,J., Anlsis of circuits contining ctive trnsform elements. Electronic Horion, ol. 5, No. 4, pp. 6-67, 974 (in Cech). [6] BOLEK,D., BOLKOA,., Optimition of Liner Sstems using Smolic Modelling. MS, Ls Plms de rn Cnri (Spin), pp. 7-77. [7] Tomou,C., Lidge,F.J, High,D.., Anlogue C Design: the Current-Mode Approch. EE Circuits nd Sstems Series, Peter Peregrinus Ltd, London 99,UK. Acknowledgement: This work is supported the rnt Agenc of the Cech epulic under grnts No. //4 nd //97, nd the reserch progrmme of BUT eserch of electronic communiction sstems nd technologies.