MK2703 PLL AUDIO CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET

Similar documents
MK1413 MPEG AUDIO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET

ICS511 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET

Features VDD 2. 2 Clock Synthesis and Control Circuitry. Clock Buffer/ Crystal Oscillator GND

ICS NETWORKING AND PCI CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

ICS722 LOW COST 27 MHZ 3.3 VOLT VCXO. Description. Features. Block Diagram DATASHEET

MK2705 AUDIO CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

ICS LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

ICS HDTV AUDIO/VIDEO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET

MK3722 VCXO PLUS AUDIO CLOCK FOR STB. Description. Features. Block Diagram DATASHEET

NETWORKING CLOCK SYNTHESIZER. Features

ICS512 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET

LOCO PLL CLOCK MULTIPLIER. Features

MK SPREAD SPECTRUM MULTIPLIER CLOCK. Description. Features. Block Diagram DATASHEET

LOCO PLL CLOCK MULTIPLIER. Features

ICS LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET

ICS LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

MK SPREAD SPECTRUM MULTIPLIER CLOCK. Description. Features. Block Diagram DATASHEET

ICS502 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET

ICS OSCILLATOR, MULTIPLIER, AND BUFFER WITH 8 OUTPUTS. Description. Features (all) Features (specific) DATASHEET

ICS LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET

MK VCXO AND SET-TOP CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

ICS QUAD PLL CLOCK SYNTHESIZER. Description. Features. Block Diagram PRELIMINARY DATASHEET

ICS542 CLOCK DIVIDER. Features. Description. Block Diagram DATASHEET. NOTE: EOL for non-green parts to occur on 5/13/10 per PDN U-09-01

TRIPLE PLL FIELD PROG. SPREAD SPECTRUM CLOCK SYNTHESIZER. Features

ICS571 LOW PHASE NOISE ZERO DELAY BUFFER. Description. Features. Block Diagram DATASHEET

ICS553 LOW SKEW 1 TO 4 CLOCK BUFFER. Description. Features. Block Diagram DATASHEET

ICS LOW EMI CLOCK GENERATOR. Features. Description. Block Diagram DATASHEET

ICS LOW PHASE NOISE CLOCK MULTIPLIER. Features. Description. Block Diagram DATASHEET

ICS NETWORKING CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET

MK3711 LOW COST 8 TO 16 MHZ 3.3 VOLT VCXO. Features. Description. Block Diagram DATASHEET

ICS660 DIGITAL VIDEO CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

FIELD PROGRAMMABLE DUAL OUTPUT SS VERSACLOCK SYNTHESIZER. Features VDD PLL1 PLL2 GND

ICS650-40A ETHERNET SWITCH CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

ICS7151A-50 SPREAD SPECTRUM CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

ICS276 TRIPLE PLL FIELD PROGRAMMABLE VCXO CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET

PCI-EXPRESS CLOCK SOURCE. Features

LOW SKEW 1 TO 4 CLOCK BUFFER. Features

IDT5V60014 LOW PHASE NOISE ZERO DELAY BUFFER. Description. Features. Block Diagram DATASHEET

MK3727D LOW COST 24 TO 36 MHZ 3.3 VOLT VCXO. Description. Features. Block Diagram DATASHEET

ICS558A-02 LVHSTL TO CMOS CLOCK DIVIDER. Description. Features. Block Diagram DATASHEET

Features VDD. PLL Clock Synthesis and Spread Spectrum Circuitry GND

ICS309 SERIAL PROGRAMMABLE TRIPLE PLL SS VERSACLOCK SYNTH. Description. Features. Block Diagram DATASHEET

Features. EXTERNAL PULLABLE CRYSTAL (external loop filter) FREQUENCY MULTIPLYING PLL 2

ICS501 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET

SERIALLY PROGRAMMABLE CLOCK SOURCE. Features

ICS663 PLL BUILDING BLOCK. Description. Features. Block Diagram DATASHEET

Features VDD 1 CLK1. Output Divide PLL 2 OE0 GND VDD. IN Transition Detector CLK1 INB. Output Divide PLL 2 OE0 GND

ICS PCI-EXPRESS CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

ICS7152A SPREAD SPECTRUM CLOCK GENERATOR. Description. Features. Block Diagram. Product Lineup DATASHEET

MK5811C LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

LOW PHASE NOISE CLOCK MULTIPLIER. Features

MK3721 LOW COST 16.2 TO 28 MHZ 3.3 VOLT VCXO. Description. Features. Block Diagram DATASHEET. MK3721D is recommended for new designs.

MK LOW PHASE NOISE T1/E1 CLOCK GENERATOR. Features. Description. Block Diagram DATASHEET. Pullable Crystal

ICS CLOCK SYNTHESIZER FOR PORTABLE SYSTEMS. Description. Features. Block Diagram PRELIMINARY DATASHEET

ICS HIGH PERFORMANCE VCXO. Features. Description. Block Diagram DATASHEET

ICS GLITCH-FREE CLOCK MULITPLEXER. Features. Description. Block Diagram DATASHEET

IDT9170B CLOCK SYNCHRONIZER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET

3.3 VOLT FRAME RATE COMMUNICATIONS PLL MK1574. Features. Description. Block Diagram DATASHEET

MK AMD GEODE GX2 CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

ICS CLOCK MULTIPLIER AND JITTER ATTENUATOR. Description. Features. Block Diagram DATASHEET

Features. Phase Detector, Charge Pump, and Loop Filter. External feedback can come from CLK or CLK/2 (see table on page 2)

MK VCXO-BASED FRAME CLOCK FREQUENCY TRANSLATOR. Features. Description. Block Diagram DATASHEET. Pullable Crystal

MK74CB218 DUAL 1 TO 8 BUFFALO CLOCK DRIVER. Description. Features. Block Diagram DATASHEET. Family of IDT Parts

ICS2304NZ-1 LOW SKEW PCI/PCI-X BUFFER. Description. Features. Block Diagram DATASHEET

ICS663 PLL BUILDING BLOCK

3.3 VOLT COMMUNICATIONS CLOCK PLL MK Description. Features. Block Diagram DATASHEET

2 TO 4 DIFFERENTIAL CLOCK MUX ICS Features

PT7C4511. PLL Clock Multiplier. Features. Description. Pin Configuration. Pin Description

ICS PLL BUILDING BLOCK

CLOCK DISTRIBUTION CIRCUIT. Features

Description. This Clock Multiplier is the most cost-effective way to Input crystal frequency of 5-40 MHz

ICS LOW SKEW 2 INPUT MUX AND 1 TO 8 CLOCK BUFFER. Features. Description. Block Diagram INA INB SELA

ICS507-01/02 PECL Clock Synthesizer

PT7C4502 PLL Clock Multiplier

1:2 LVCMOS/LVTTL-to-LVCMOS/LVTTL Zero Delay Buffer for Audio

NB3N502/D. 14 MHz to 190 MHz PLL Clock Multiplier

FemtoClock Crystal-to-LVDS Clock Generator

Addr FS2:0. Addr FS2:0

IDT5V80001 MOST CLOCK INTERFACE. Description. Features. Block Diagram DATASHEET

FEATURES 2:1 single-ended multiplexer Q nominal output impedance: 15Ω (V DDO BLOCK DIAGRAM PIN ASSIGNMENT 2:1, SINGLE-ENDED MULTIPLEXER ICS83052I

ICS83056I-01. General Description. Features. Block Diagram. Pin Assignment 6-BIT, 2:1, SINGLE-ENDED LVCMOS MULTIPLEXER ICS83056I-01

ICS83021I. Features. General Description. Pin Assignment. Block Diagram 1-TO-1 DIFFERENTIAL- TO-LVCMOS/LVTTL TRANSLATOR

MK DIFFERENTIAL SPREAD SPECTRUM CLOCK DRIVER. Features. Description. Block Diagram DATASHEET

PI6C49X0204A. Low Skew 1 TO 4 Clock Buffer. Features. Description. Block Diagram. Pin Assignment

ICS Glitch-Free Clock Multiplexer

Features. Applications

Features. Applications

PI6C557-03AQ. PCIe 2.0 Clock Generator with 2 HCSL Outputs for Automotive Applications. Description. Features. Pin Configuration (16-Pin TSSOP)

Low-Cost Notebook EMI Reduction IC. Applications. Modulation. Phase Detector

Features. 1 CE Input Pullup

ICS Pin Configuration. Features/Benefits. Specifications. Block Diagram DATASHEET LOW EMI, SPREAD MODULATING, CLOCK GENERATOR.

PI6C PCI Express Clock. Product Features. Description. Block Diagram. Pin Configuration

ICS83032I 75MHZ, 3 RD OVERTONE OSCILLATOR W/DUAL LVCMOS/LVTTL OUTPUTS. 75MHZ, 3RD OVERTONE Integrated OSCILLATOR W/DUAL ICS83032I

Low-Jitter, 8kHz Reference Clock Synthesizer Outputs MHz

The FS6128 is a monolithic CMOS clock generator IC designed to minimize cost and component count in digital video/audio systems.

BLOCK DIAGRAM PIN ASSIGNMENTS. 8302I-01 Datasheet. Low Skew, 1-to-2 LVCMOS / LVTTL Fanout Buffer W/ Complementary Output

PI6C4511. PLL Clock Multiplier. Features. Description. Block Diagram. PLL Clock Synthesis and Control Circuit. Output Buffer. Crystal Oscillator

PI6C557-03B. PCIe 3.0 Clock Generator with 2 HCSL Outputs. Features. Description. Pin Configuration (16-Pin TSSOP) Block Diagram

P1P Portable Gaming Audio/Video Multimedia. MARKING DIAGRAM. Features

Spread Spectrum Frequency Timing Generator

Transcription:

DATASHEET MK2703 Description The MK2703 is a low-cost, low-jitter, high-performance PLL clock synthesizer designed to replace oscillators and PLL circuits in set-top box and multimedia systems. Using IDT s patented analog Phase Locked Loop (PLL) techniques, the device uses a 27 MHz crystal or clock input to produce a buffered reference clock and a selectable audio clock. IDT manufactures the largest variety of Set-Top Box and multimedia clock synthesizers for all applications. Consult IDT to eliminate VCXOs, crystals and oscillators from your board. Features Packaged in 8-pin SOIC Available in Pb (lead) free package Uses an inexpensive, fundamental mode crystal or clock Supports MPEG sampling rates of 32 khz, 44.1 khz, 48 khz, and 96 khz Patented zero ppm synthesis error in all clocks All frequencies are frequency locked Advanced, low power, sub-micron CMOS process Operating voltage of 3.3 V or 5 V Industrial temperature version available The MK2703B is recommended for new designs NOTE: EOL for non-green parts to occur on 5/13/10 per PDN U-09-01 Block Diagram VDD 27 MHz crystal or clock input X1 X2 S1:0 2 Crystal Oscillator PLL Clock Synthesis and Control Circuitry Audio Clock 27M Capacitors are required for crystal tuning GND IDT 1 MK2703 REV J 122109

Pin Assignment AUDIO CLOCK OUTPUT SELECT TABLE X1 VDD GND 27M 1 2 3 4 8 7 6 5 X2 S0 S1 CLK S1 S0 CLK (MHz) 0 0 8.192 0 1 11.2896 1 0 12.288 1 1 24.576 8-pin (150 mil) SOIC Key: 0 = Connect pin directly to ground 1 = Connect pin directly to VDD Pin Descriptions Pin Number Pin Name Pin Type Pin Description 1 X1 XI Crystal Connection. Connect to a 27 MHz fundamental crystal or clock. 2 VDD Power Connect to +3.3 V or +5 V. 3 GND Power Connect to ground. 4 27M Output 27 MHz buffered reference clock output. 5 CLK Output Audio clock output per table above. 6 S1 Input Audio clock frequency select input #1. Determines CLK output per table above. Internal pull-up resistor. 7 S0 Input Audio clock frequency select input #0. Determines CLK output per table above. Internal pull-up resistor. 8 X2 XO Crystal connection to a 27 MHz crystal, or leave unconnected for clock output. External Components Decoupling Capacitor As with any high-performance mixed-signal IC, the MK2703 must be isolated from system power supply noise to perform optimally. A decoupling capacitor of 0.01µF must be connected between VDD and GND on pins 2 and 3. It must be connected close to the MK2703 to minimize lead inductance. No external power supply filtering is required for the MK2703. Series Termination Resistor A 33Ω terminating resistor can be used next to the clock outputs for trace lengths over one inch. Crystal Load Capacitors The total on-chip capacitance is approximately 16 pf. A parallel resonant, fundamental mode, AT cut 27 MHz crystal should be used. The device crystal connections should include pads for small capacitors from X1 to ground and from X2 to ground. These capacitors are used to adjust the IDT 2 MK2703 REV J 122109

stray capacitance of the board to match the nominally required crystal load capacitance. Because load capacitance can only be increased in this trimming process, it is important to keep stray capacitance to a minimum by using very short PCB traces (and no vias) between the crystal and device. Crystal capacitors, if needed, must be connected from each of the pins X1 and X2 to ground. The value (in pf) of these crystal caps should equal (C L -16 pf)*2. In this equation, C L = crystal load capacitance in pf. Example: For a crystal with an 18 pf load capacitance, each crystal capacitor would be 4 pf [(18-16) x 2] = 4. Absolute Maximum Ratings Stresses above the ratings listed below can cause permanent damage to the MK2703. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range. Item Supply Voltage, VDD All Inputs and Outputs Ambient Operating Temperature, MK2703S (commercial) Ambient Operating Temperature, MK2703SI (industrial) Storage Temperature Soldering Temperature Rating -0.5 V to 7 V -0.5 V to VDD+0.5 V 0 to +70 C -40 to +85 C -65 to +150 C 260 C Recommended Operation Conditions Parameter Min. Typ. Max. Units Ambient Operating Temperature -40 +85 C Power Supply Voltage (measured in respect to GND) +3.13 +5.50 V DC Electrical Characteristics VDD=3.3 V ±5%, Ambient temperature -40 to +85 C, unless stated otherwise Operating Voltage VDD 3.13 5.50 V Input High Voltage V IH X1 pin only (VDD/2)+1 VDD/2 V Note 1 Input Low Voltage V IL X1 pin only VDD/2 (VDD/2)-1 V Note 1 Input High Voltage V IH S0, S1 pins 2.0 V Input Low Voltage V IL S0, S1 pins 0.8 V Output High Voltage V OH I OH = -12 ma 2.4 V IDT 3 MK2703 REV J 122109

Output Low Voltage V OL I OL = 12 ma 0.4 V Output High Voltage, CMOS level V OH I OH = -4 ma VDD-0.4 V Operating Supply Current IDD No load 25 ma VDD = 3.3 V Short Circuit Current CLK output +50 ma Input Capacitance C IN S0, S1 pins 5 pf Nominal Output Impedance 20 Ω Frequency Synthesis Error All Clocks 0 ppm Internal Pull-up Resistor R PUP S1, S0 pins 500 kω Note 1: CMOS level input. Nominal trigger point is VDD/2 for 3.3 V or 5 V operation. AC Electrical Characteristics VDD = 3.3 V ±5%, Ambient Temperature -40 to +85 C, unless stated otherwise Input Crystal or Clock Frequency F IN 27 MHz Output Clock Rise Time t OR 0.8 to 2.0 V, Note 1 1.5 ns Output Clock Fall Time t OF 2.0 to 8.0 V, Note 1 1.5 ns Clock Stabilization Time after 10 ms Power-up Changing Frequency Setting 10 ms Output Clock Duty Cycle at VDD/2, Note 1 40 60 % Maximum Absolute Jitter, short term Note 1: Measured with 15 pf load. t ja Deviation from mean ±190 ps Thermal Characteristics Thermal Resistance Junction to θ JA Still air 150 C/W Ambient θ JA 1 m/s air flow 140 C/W θ JA 3 m/s air flow 120 C/W Thermal Resistance Junction to Case θ JC 40 C/W IDT 4 MK2703 REV J 122109

Marking Diagram - MK2703S Marking Diagram - MK2703SI µclock MK2703S YYWW Line 1: ###### Line 2 & 3: Origin MK2703I ###### YYWW$$ Origin Marking Diagram - MK2703SLF Marking Diagram - MK2703SILF µclock MK2703SL YYWW Line 1: ###### Line 2 & 3: Origin MK2703IL ###### YYWW$$ Origin Notes: 1. ###### is the lot number. 2. YYWW is the last two digits of the year and the week number that the part was assembled. 3. Bottom mark denotes country of origin. IDT 5 MK2703 REV J 122109

Package Outline and Package Dimensions (8-pin SOIC, 150 Mil. Narrow Body) Package dimensions are kept current with JEDEC Publication No. 95 8 Millimeters Inches INDEX AREA 1 2 D E H Symbol Min Max Min Max A 1.35 1.75.0532.0688 A1 0.10 0.25.0040.0098 B 0.33 0.51.013.020 C 0.19 0.25.0075.0098 D 4.80 5.00.1890.1968 E 3.80 4.00.1497.1574 e 1.27 BASIC 0.050 BASIC H 5.80 6.20.2284.2440 h 0.25 0.50.010.020 L 0.40 1.27.016.050 α 0 8 0 8 A h x 45 A1 - C - C e B SEATING PLANE.10 (.004) C L Ordering Information Part / Order Number Marking Shipping Packaging Package Temperature MK2703S* Tubes 8-pin SOIC 0 to +70 C MK2703STR* Tape and Reel 8-pin SOIC 0 to +70 C MK2703SLF Tubes 8-pin SOIC 0 to +70 C MK2703SLFTR Tape and Reel 8-pin SOIC 0 to +70 C MK2703SI* Tubes 8-pin SOIC -40 to +85 C MK2703SITR* Tape and Reel 8-pin SOIC -40 to +85 C MK2703SILF Tubes 8-pin SOIC -40 to +85 C MK2703SILFTR Tape and Reel 8-pin SOIC -40 to +85 C *NOTE: EOL for non-green parts to occur on 5/13/10 per PDN U-09-01 LF denotes Pb (lead) free package. While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments. IDT 6 MK2703 REV J 122109

Innovate with IDT and accelerate your future networks. Contact: www.idt.com For Sales 800-345-7015 408-284-8200 Fax: 408-284-2775 For Tech Support www.idt.com/go/clockhelp Corporate Headquarters Integrated Device Technology, Inc. www.idt.com 2006 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT and the IDT logo are trademarks of Integrated Device Technology, Inc. Accelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners. Printed in USA