NE556, SA556, SE556 DUAL PRECISION TIMERS

Similar documents
NE556, SA556, SE556, SE556C DUAL PRECISION TIMERS

NE555, NE555Y, SA555, SE555, SE555C PRECISION TIMERS

NE555, SA555, SE555 PRECISION TIMERS

NE555, NE555Y, SA555, SE555, SE555C PRECISION TIMERS

TPS CHANNEL POWER SUPPLY SUPERVISOR

SN54ALS273, SN74ALS273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

LM139, LM139A, LM239, LM239A, LM339, LM339A, LM339Y, LM2901 QUAD DIFFERENTIAL COMPARATORS

TL598 PULSE-WIDTH-MODULATION CONTROL CIRCUITS

SN54HC377, SN74HC377 OCTAL D-TYPE FLIP-FLOPS WITH CLOCK ENABLE

ua9637ac DUAL DIFFERENTIAL LINE RECEIVER

SN54HC175, SN74HC175 QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

UC284x, UC384x, UC384xY CURRENT-MODE PWM CONTROLLERS

TL594 PULSE-WIDTH-MODULATION CONTROL CIRCUITS

SN54HC00, SN74HC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

NE5532, NE5532A DUAL LOW-NOISE OPERATIONAL AMPLIFIERS

SN75150 DUAL LINE DRIVER

SN75158 DUAL DIFFERENTIAL LINE DRIVER

MAX232, MAX232I DUAL EIA-232 DRIVER/RECEIVER

MC1458, MC1558 DUAL GENERAL-PURPOSE OPERATIONAL AMPLIFIERS

MC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS

SN54HC245, SN74HC245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SN5407, SN5417, SN7407, SN7417 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

PRODUCT PREVIEW SN54AHCT257, SN74AHCT257 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS. description

SN54HC365, SN74HC365 HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SN54ALS273, SN74ALS273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR SDAS218A APRIL 1982 REVISED DECEMBER 1994

SN54HC132, SN74HC132 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS

TL780 SERIES POSITIVE-VOLTAGE REGULATORS

TL594 PULSE-WIDTH-MODULATION CONTROL CIRCUIT

SN74ALVCH V 20-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SN55115, SN75115 DUAL DIFFERENTIAL RECEIVERS


SN54HC373, SN74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

54ACT11020, 74ACT11020 DUAL 4-INPUT POSITIVE-NAND GATES

AM26LS31 QUADRUPLE DIFFERENTIAL LINE DRIVER

SN54ACT00, SN74ACT00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

MC3487 QUADRUPLE DIFFERENTIAL LINE DRIVER

74ACT11374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

TL750M, TL751M SERIES LOW-DROPOUT VOLTAGE REGULATORS

SN75C1406 TRIPLE LOW-POWER DRIVERS/RECEIVERS

74AC11873 DUAL 4-BIT D-TYPE LATCH WITH 3-STATE OUTPUTS SCAS095 JANUARY 1990 REVISED APRIL 1993

ULN2001A, ULN2002A, ULN2003A, ULN2004A, ULQ2003A, ULQ2004A, HIGH-VOLTAGE HIGH-CURRENT DARLINGTON TRANSISTOR ARRAY

SN54AHCT273, SN74AHCT273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

TL494 PULSE-WIDTH-MODULATION CONTROL CIRCUITS

SN74ALVCH BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

PIN CONFIGURATION FEATURES APPLICATIONS BLOCK DIAGRAM. D, F, N Packages

SN74LVC1G06 SINGLE INVERTER BUFFER/DRIVER WITH OPEN-DRAIN OUTPUT

SN54HC04, SN74HC04 HEX INVERTERS

TL1431 PRECISION PROGRAMMABLE REFERENCE

CD74HC221, CD74HCT221

MC1458, MC1558 DUAL GENERAL-PURPOSE OPERATIONAL AMPLIFIERS

MAX232, MAX232I DUAL EIA-232 DRIVER/RECEIVER

SN5407, SN5417, SN7407, SN7417 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS SDLS032A DECEMBER 1983 REVISED NOVEMBER 1997

CD74HC123, CD74HCT123, CD74HC423, CD74HCT423

54ACT11109, 74ACT11109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

CD54/74HC221, CD74HCT221

SN54HCT373, SN74HCT373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

TL317 3-TERMINAL ADJUSTABLE REGULATOR

MC1489, MC1489A, SN55189, SN55189A, SN75189, SN75189A QUADRUPLE LINE RECEIVERS

SN54LVC14A, SN74LVC14A HEX SCHMITT-TRIGGER INVERTERS

UNISONIC TECHNOLOGIES CO., LTD USA555 Advance LINEAR INTEGRATED CIRCUIT

TLC555, TLC555Y LinCMOS TIMERS

CD74HC73, CD74HCT73. Dual J-K Flip-Flop with Reset Negative-Edge Trigger. Features. Description. Ordering Information. Pinout

SN QUADRUPLE HALF-H DRIVER

SN54HC573A, SN74HC573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS147B DECEMBER 1982 REVISED MAY 1997

SN75150 DUAL LINE DRIVER

SN54AHCT174, SN74AHCT174 HEX D-TYPE FLIP-FLOPS WITH CLEAR

TL-SCSI285 FIXED-VOLTAGE REGULATORS FOR SCSI ACTIVE TERMINATION

SN54AHCT132, SN74AHCT132 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS

SN54ALS74A, SN54AS74A, SN74ALS74A, SN74AS74A DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

TL431, TL431A ADJUSTABLE PRECISION SHUNT REGULATORS

SN75174 QUADRUPLE DIFFERENTIAL LINE DRIVER

ORDERING INFORMATION PACKAGE

CDC337 CLOCK DRIVER WITH 3-STATE OUTPUTS

SN54HC373, SN74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS140B DECEMBER 1982 REVISED MAY 1997

TL594C, TL594I, TL594Y PULSE-WIDTH-MODULATION CONTROL CIRCUITS

LM139, LM139A, LM239, LM239A, LM339 LM339A, LM339Y, LM2901, LM2901Q QUAD DIFFERENTIAL COMPARATORS SLCS006C OCTOBER 1979 REVISED NOVEMBER 1996

SN55451B, SN55452B, SN55453B, SN55454B SN75451B, SN75452B, SN75453B, SN75454B DUAL PERIPHERAL DRIVERS

TL494M PULSE-WIDTH-MODULATION CONTROL CIRCUIT

SN74ALVCHR BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

LM124, LM124A, LM224, LM224A LM324, LM324A, LM2902 QUADRUPLE OPERATIONAL AMPLIFIERS

TL FIXED-VOLTAGE REGULATORS FOR SCSI ACTIVE TERMINATION

ua733c, ua733m DIFFERENTIAL VIDEO AMPLIFIERS

CD54/74HC123, CD54/74HCT123, CD74HC423, CD74HCT423

TL431, TL431A ADJUSTABLE PRECISION SHUNT REGULATORS

LM101A, LM201A, LM301A HIGH-PERFORMANCE OPERATIONAL AMPLIFIERS

SN54ALS08, SN54AS08, SN74ALS08, SN74AS08 QUADRUPLE 2-INPUT POSITIVE-AND GATES

TL494C, TL494I, TL494M, TL494Y PULSE-WIDTH-MODULATION CONTROL CIRCUITS

CD54/74AC245, CD54/74ACT245

description/ordering information

ua747c, ua747m DUAL GENERAL-PURPOSE OPERATIONAL AMPLIFIERS

TCM1030, TCM1050 DUAL TRANSIENT-VOLTAGE SUPPRESSORS

CD54HC4538, CD74HC4538, CD74HCT4538

SN54ALS873B, SN54AS873A, SN74ALS873B, SN74AS873A DUAL 4-BIT D-TYPE LATCHES WITH 3-STATE OUTPUTS SDAS036D APRIL 1982 REVISED AUGUST 1995

POSITIVE-VOLTAGE REGULATORS

EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.

L293, L293D QUADRUPLE HALF-H DRIVERS

CD74HC534, CD74HCT534, CD74HC564, CD74HCT564

RC4558, RC4558Y, RM4558, RV4558 DUAL GENERAL-PURPOSE OPERATIONAL AMPLIFIERS

SN54AHC123A, SN74AHC123A DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS

RC4136, RM4136, RV4136 QUAD GENERAL-PURPOSE OPERATIONAL AMPLIFIERS

Transcription:

DUAL PECISION TIMES Two Precision Timing Circuits per Package Astable or Monostable Operation TTL-Compatible Output Can Sink or Source Up to 150 ma Active Pullup or Pulldown Designed to be Interchangeable With Signetics NE556, SA556, and SE556 Applications Include: Precision Timers From Microseconds to Hours Pulse-Shaping CIrcuits Missing-Pulse Detectors Tone-Burst Generators Pulse-Width Modulators Pulse-Position Modulators Sequential Timers Pulse Generators Frequency Dividers Application Timers Industrial Controls Touch-Tone Encoders SLFS023C APIL 1978 EISED DECEMBE 1999 NE556, SA556... D, O N PACKAGE SE556...J PACKAGE (TOP IEW) 1 1THES 1 1ESET 1 1TIG 1 2 3 4 5 6 7 14 13 12 11 10 9 8 CC 2 2THES 2 2ESET 2 2TIG description These devices provide two independent timing circuits of the NE555, SA555, or SE555 type in each package. These circuits can be operated in the astable or the monostable mode with external resistor-capacitor (C) timing control. The basic timing provided by the C time constant can be controlled actively by modulating the bias of the control-voltage input. The threshold (THES) and trigger (TIG) levels are normally two-thirds and one-third, respectively, of CC. These levels can be altered by using the control-voltage () terminal. When the trigger input falls below trigger level, the flip-flop is set and the output goes high. If the trigger input is above the trigger level and the threshold input is above the threshold level, the flip-flop is reset and the output is low. The reset (ESET) input can override all other inputs and can be used to initiate a new timing cycle. When the reset input goes low, the flip-flop is reset and the output goes low. When the output is low, a low-impedance path is provided between the discharge () terminal and ground (). The NE556 is characterized for operation from 0 C to 70 C. The SA556 is characterized for operation from 40 C to 85 C, and the SE556 is characterized for operation over the full military range of 55 C to 125 C. TA T (MAX) = 15 AAILABLE OPTIONS PACKAGED DEICES SMALL LINE CEAMIC DIP PLASTIC DIP (D) (J) (N) 0 C to 70 C 11.2 NE556D NE556N 40 C to 85 C 11.2 SA556D SA556N 55 C to 125 C 10.6 SE556J The D package is available taped and reeled. Add the suffix to the device type (e.g., NE556D). PODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright 1999, Texas Instruments Incorporated On products compliant to MIL-PF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters. POST OFFICE BOX 655303 DALLAS, TEXAS 75265 1

DUAL PECISION TIMES SLFS023C APIL 1978 EISED DECEMBE 1999 FUNCTION TABLE (each timer) ESET TIGGE OLTAGE THESHOLD OLTAGE PUT AGE SWITCH Low Irrelevant Irrelevant Low On High < 1/3 DD Irrelevant High Off High > 1/3 DD > 2/3 DD Low On High > 1/3 DD > 2/3 DD As previously established oltage levels shown are nominal. functional block diagram, each timer ESET THES 1 S 1 TIG ESET can override TIG, which can override THES. absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage, CC (see Note 1)............................................................ 18 Input voltage (, ESET, THES, and TIG).............................................. CC Output current......................................................................... ± 225 ma Continuous total dissipation........................................... See Dissipation ating Table Package thermal impedance, θ JA (see Note 2): D package.................................. 86 C/W N package.................................. 80 C/W Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package..................... 300 C Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or N package................ 260 C Storage temperature range, T stg................................................... 65 C to 150 C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES: 1. All voltage values are with respect to network ground terminal. 2. The package thermal impedance is calculated in accordance with JESD 51. PACKAGE TA 25 C DEATING FACTO ABOE TA = 25 C DISSIPATION ATING TABLE TA = 70 C TA = 85 C TA = 125 C J 1375 mw 11.0 mw/ C 880 mw 715 mw 275 mw 2 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

DUAL PECISION TIMES SLFS023C APIL 1978 EISED DECEMBE 1999 recommended operating conditions MIN MAX UNIT Supply voltage, NE556, SA556 4.5 16 SE556 4.5 18 Input voltage (, ESET, THES, and TIG), I Output current, IO ±200 ma NE556 0 70 Operating free-air temperature, TA SA556 40 85 C SE556 55 125 electrical characteristics, CC = 5 to 15, T A = 25 C (unless otherwise noted) T PAAMETE Threshold voltage level TEST CONDITIONS NE556, SA556 SE556 MIN TYP MAX MIN TYP MAX = 15 8.8 10 11.2 9.4 10 10.6 = 5 2.4 3.3 4.2 2.7 3.3 4 IT Threshold current (see Note 3) 30 250 30 250 na TIG Trigger voltage level = 15 4.5 5 5.6 4.8 5 5.2 = 5 1.1 1.67 2.2 1.45 1.67 1.9 ITIG Trigger current TIG at 0 0.5 2 0.5 0.9 µa ESET eset voltage level 0.3 0.7 1 0.3 0.7 1 IESET I OL OH ICC eset current Discharge switch off-state current Control voltage (open circuit) Low-level output voltage High-level output voltage Supply current ESET at 0.1 0.4 0.1 0.4 ESET at 0 0.4 1.5 0.4 1 UNIT ma 20 100 20 100 na = 15 9 10 11 9.6 10 10.4 = 5 2.6 3.3 4 2.9 3.3 3.8 =15 =5 =15 IOL = 10 ma 0.1 0.25 0.1 0.15 IOL = 50 ma 0.4 0.75 0.4 0.5 IOL = 100 ma 2 2.5 2 2.2 IOL = 200 ma 2.5 2.5 IOL = 5 ma 0.1 0.25 0.1 0.15 IOL = 8 ma 0.15 0.3 0.15 0.25 IOH = 100 ma 12.75 13.3 13 13.3 IOH = 200 ma 12.5 12.5 = 5 IOH = 100 ma 2.75 3.3 3 3.3 Output low, = 15 20 30 20 24 No Load = 5 6 12 6 10 Output high, = 15 18 26 18 20 No load = 5 4 10 4 8 ma na NOTE 3: This parameter influences the maximum value of the timing resistors A and B in the circuit of Figure 1. For example, when = 5, the maximum value is = A + B 3.4 MΩ, and for = 15, the maximum value is 10 MΩ. POST OFFICE BOX 655303 DALLAS, TEXAS 75265 3

DUAL PECISION TIMES SLFS023C APIL 1978 EISED DECEMBE 1999 operating characteristics, CC = 5 and 15 PAAMETE TEST NE556, SA556 SE556 CONDITIONS MIN TYP MAX MIN TYP MAX Each timer, monostable 1 3 0.5 1.5 Initial error of timing interval Each timer, astable TA = 25 C 2.25% 1.5% Temperature coefficient i of timing interval Supply voltage sensitivity of timing interval Timer 1 Timer 2 ±1 ±0.5 Each timer, monostable 50 30 100 UNIT Each timer, astable TA = MIN to MAX 150 90 ppm/ C Timer 1 Timer 2 ±10 ±10 Each timer, monostable 0.1 0.5 0.05 0.2 Each timer, astable TA = 25 C 0.3 0.15 %/ Timer 1 Timer 2 ±0.2 ±0.1 Output pulse rise time CL L = 15 pf, 100 300 100 200 ns Output pulse fall time TA = 25 C 100 300 100 200 For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. Timing interval error is defined as the difference between the measured value and the average value of a random sample from each process run. alues specified are for a device in a monostable circuit similar to Figure 2, with component values as follow: A = 2 kω to 100 kω, C = 0.1µF. alues specified are for a device in an astable circuit similar to Figure 1, with component values as follow: A = 1 kω to 100 kω, C = 0.1µF. APPLICATION INFOMATION (5 to 15 ) Open (see Note A) (5 to 15 ) A 0.01 µf B C ESET THES TIG L INPUT A ESET THES TIG L NOTE A: Bypassing the control-voltage input to ground with a capacitor may improve operation. This should be evaluated for individual applications. Figure 1. Circuit for Astable Operation C Figure 2. Circuit for Monostable Operation 4 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

IMPOTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. CETAIN APPLICATIONS USING SEMICONDUCTO PODUCTS MAY INOLE POTENTIAL ISKS OF DEATH, PESONAL INJUY, O SEEE POPETY O ENIONMENTAL DAMAGE ( CITICAL APPLICATIONS ). TI SEMICONDUCTO PODUCTS AE NOT DESIGNED, AUTHOIZED, O WAANTED TO BE SUITABLE FO USE IN LIFE-SUPPOT DEICES O SYSTEMS O OTHE CITICAL APPLICATIONS. INCLUSION OF TI PODUCTS IN SUCH APPLICATIONS IS UNDESTOOD TO BE FULLY AT THE CUSTOME S ISK. In order to minimize risks associated with the customer s applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI s publication of information regarding any third party s products or services does not constitute TI s approval, warranty or endorsement thereof. Copyright 1999, Texas Instruments Incorporated