TITLE. Novel Methodology of IBIS-AMI Hardware Correlation using Trend and Distribution Analysis for high-speed SerDes System

Similar documents
Xilinx Answer Link Tuning For UltraScale and UltraScale+

EQUALIZERS. HOW DO? BY: ANKIT JAIN

End-to-End System-Level Simulations with Repeaters for PCIe Gen4: A How-To Guide

High-Speed Link Tuning Using Signal Conditioning Circuitry in Stratix V Transceivers

Backchannel Modeling and Simulation Using Recent Enhancements to the IBIS Standard

06-496r3 SAS-2 Electrical Specification Proposal. Kevin Witt SAS-2 Phy Working Group 1/16/07

Comparison of Time Domain and Statistical IBIS-AMI Analyses Mike LaBonte SiSoft

Comparison of Time Domain and Statistical IBIS-AMI Analyses

Building IBIS-AMI Models from Datasheet Specifications

Building IBIS-AMI Models From Datasheet Specifications

Virtex-5 FPGA RocketIO GTX Transceiver IBIS-AMI Signal Integrity Simulation Kit User Guide

A SerDes Balancing Act: Co-Optimizing Tx and Rx Equalization Settings to Maximize Margin. Donald Telian, Owner SiGuys Todd Westerhoff, VP SiSoft

High-Speed Transceiver Toolkit

Bridging the Measurement and Simulation Gap Sarah Boen Marketing Manager Tektronix

Chip-to-module far-end TX eye measurement proposal

DesignCon IBIS-AMI Modeling and Simulation of 56G PAM4 Link Systems. Hongtao Zhang, Xilinx Inc.

Analyze and Optimize 32- to 56- Gbps Serial Link Channels

Effect of Power Noise on Multi-Gigabit Serial Links

56+ Gb/s Serial Transmission using Duobinary Signaling

T10/05-428r0. From: Yuriy M. Greshishchev, PMC-Sierra Inc. Date: 06 November 2005

HPE machine learning projects

Virtex-5 FPGA RocketIO GTP Transceiver IBIS-AMI Signal Integrity Simulation Kit User Guide

Baseline Proposal for 100G Backplane Specification Using PAM2. Mike Dudek QLogic Mike Li Altera Feb 25, 2012

TDECQ changes and consequent spec limits

Asian IBIS Summit, Tokyo, Japan

06-011r0 Towards a SAS-2 Physical Layer Specification. Kevin Witt 11/30/2005

Multi-Gigabit Serial Link Simulation with Xilinx 7 Series FPGA GTX Transceiver IBIS-AMI Models

True Differential IBIS model for SerDes Analog Buffer

SAS-2 6Gbps PHY Specification

SERDES High-Speed I/O Implementation

Does skew really degrade SERDES performance?

As presented at Euro DesignCon 2004 Channel Compliance Testing Utilizing Novel Statistical Eye Methodology

EE290C Spring Lecture 5: Equalization Techniques. Elad Alon Dept. of EECS 9" FR4 26" FR4. 9" FR4, via stub.

IBIS-AMI: New Users, New Uses

For IEEE 802.3ck March, Intel

Statistical Link Modeling

100 Gb/s: The High Speed Connectivity Race is On

CAUI-4 Chip Chip Spec Discussion

Clause 71 10GBASE-KX4 PMD Test Suite Version 0.2. Technical Document. Last Updated: April 29, :07 PM

MMF Channel Characteristics

DesignCon 2010 Predicting BER with IBIS-AMI: experiences correlating SerDes simulations and measurement

OIF CEI 6G LR OVERVIEW

40 AND 100 GIGABIT ETHERNET CONSORTIUM

10 GIGABIT ETHERNET CONSORTIUM

Getting the Most from IBIS-AMI: Tips & Secrets from the Experts

New SI Techniques for Large System Performance Tuning

32Gbaud PAM4 True BER Measurement Solution

M.2 SSIC SM Electrical Test Specification Version 1.0, Revision 0.5. August 27, 2013

ULTRASCALE DDR4 DE-EMPHASIS AND CTLE FEATURE OPTIMIZATION WITH STATISTICAL ENGINE FOR BER SPECIFICATION

DesignCon Comparison of Two Statistical Methods for High Speed Serial Link Simulation

Efficient End-to-end Simulations

Keysight Technologies Signal Integrity Tips and Techniques Using TDR, VNA and Modeling

TITLE. Image. Topic: Topic: Hee-Soo o LEE, Keysight Technologies Cindy Cui, Keysight Technologies

TDECQ update noise treatment and equalizer optimization (revision of king_3bs_02_0217_smf)

FIBRE CHANNEL CONSORTIUM

SERDES for 100Gbps. May 24, 2017 Bart Zeydel, Francesco Caggioni, Tom Palkert

ECEN720: High-Speed Links Circuits and Systems Spring 2017

To learn statistical bit-error-rate (BER) simulation, BER link noise budgeting and using ADS to model high speed I/O link circuits

TDECQ versus real receiver slope.

Comment Supporting materials: The Reuse of 10GbE SRS Test for SR4/10, 40G-LR4. Frank Chang Vitesse

Specifying a Channel Through Impulse Response. Charles Moore July 9, 2004

Transmit Waveform Calibration for Receiver Testing. Kevin Witt & Mahbubul Bari Jan 15, r1

Advanced Product Design & Test for High-Speed Digital Devices

Two for One: SerDes Flows for AMI Model Development

The Practical Limitations of S Parameter Measurements and the Impact on Time- Domain Simulations of High Speed Interconnects

HIGH-SPEED LOW-POWER ON-CHIP GLOBAL SIGNALING DESIGN OVERVIEW. Xi Chen, John Wilson, John Poulton, Rizwan Bashirullah, Tom Gray

Two for One: Leveraging SerDes Flows for AMI Model Development

QAM-Based Transceiver Solutions for Full-Duplex Gigabit Ethernet Over 4 Pairs of UTP-5 Cable. Motivation for Using QAM

IBIS-AMI Modeling Recommendations European IBIS Summit 2010

Beta and Epsilon Point Update. Adam Healey Mark Marlett August 8, 2007

EDI CON USA Addressing DDR5 design challenges with IBIS-AMI modeling techniques. Todd Westerhoff, SiSoft Doug Burns, SiSoft Eric Brock, SiSoft

DDR4 memory interface: Solving PCB design challenges

Caliber Interconnect Solutions

IEEE 802.3ap. Transmitter Tap Range Selection. Brian Brunn, Xilinx Robert Brink, Agere Systems. 21 June 2005

Link Budget Analysis for CX4 Ze ev Roth, Dimitry Taich

Experimental results on single wavelength 100Gbps PAM4 modulation. Matt Traverso, Cisco Marco Mazzini, Cisco Atul Gupta, Macom Tom Palkert, Macom

A 5-Gb/s 156-mW Transceiver with FFE/Analog Equalizer in 90-nm CMOS Technology Wang Xinghua a, Wang Zhengchen b, Gui Xiaoyan c,

To learn Statistical Bit-error-rate (BER) simulation, BERlink noise budgeting and usage of ADS to model high speed I/O link circuits.

High Speed I/O 2-PAM Receiver Design. EE215E Project. Signaling and Synchronization. Submitted By

Based on IEEE 802.3ae Draft 3.1 Howard Baumer, Jurgen van Engelen Broadcom Corp.

Reducing Development Risk in Communications Applications with High-Performance Oscillators

SAS-2 6Gbps PHY Specification

BACKPLANE ETHERNET CONSORTIUM

UFS v2.0 PHY and Protocol Testing for Compliance. Copyright 2013 Chris Loberg, Tektronix

Virtex-5 FPGA GTX Transceiver OC-48 Protocol Standard

To learn fundamentals of high speed I/O link equalization techniques.

mm-wave Transceiver Challenges for the 5G and 60GHz Standards Prof. Emanuel Cohen Technion

C2M spec consistency and tolerancing

IBIS-AMI Terminology Overview

INTRODUCTION TO IBIS-AMI. Todd Westerhoff, SiSoft Mike LaBonte, SiSoft Walter Katz, SiSoft

Extending IBIS-AMI to Support Back-Channel Communications DesignCon IBIS Summit February 3, 2011 Santa Clara, CA

3 Definitions, symbols, abbreviations, and conventions

Revving up VPX for 10Gbaud operation a case study for implementing IEEE 802.3ap 10GBASE-KR over a VPX backplane Bob Sullivan, Michael Rose, Jason Boh

AN 835: PAM4 Signaling Fundamentals

Achieving SerDes Interoperability on Altera s 28 nm FPGAs Using Introspect ESP

A possible receiver architecture and preliminary COM Analysis with GEL Channels

Si Photonics Technology Platform for High Speed Optical Interconnect. Peter De Dobbelaere 9/17/2012

DesignCon Applying IBIS-AMI techniques to DDR5 analysis. Todd Westerhoff, SiSoft Doug Burns, SiSoft Eric Brock, SiSoft

Comprehensive TP2 and TP3 Testing

Ansoft Designer with Nexxim. Statistical Eye Capabilities

Transcription:

TITLE Novel Methodology of IBIS-AMI Hardware Correlation using Trend and Distribution Analysis for high-speed SerDes System Hong Ahn, (Xilinx) Brian Baek, (Cisco) Ivan Madrigal (Xilinx) Image Hongtao Zhang (Xilinx), Alan Wong(Xilinx), Geoff Zhang (Xilinx), Chris Borrelli (Xilinx) Jiali Lai (Cisco), Mike Sapozhnikov (Cisco)

Novel Methodology of IBIS-AMI Hardware Correlation using Trend and Distribution Analysis for high-speed SerDes System Hong Ahn, (Xilinx) Brian Baek, (Cisco) Ivan Madrigal (Xilinx Hongtao Zhang (Xilinx), Alan Wong(Xilinx), Geoff Zhang (Xilinx), Chris Borrelli (Xilinx) Jiali Lai (Cisco), Mike Sapozhnikov (Cisco)

Brian Baek SI Technical Leader, Cisco sebaek@cisco.com SPEAKERS Hong Ahn SerDes Application Engineer, Xilinx Hong.ahn@Xilinx.com Ivan Madrigal SerDes Application Engineer, Xilinx Ivan.Madrigal@Xilinx.com

MOTIVATION Most of IBIS-AMI correlation is performed under specific settings and small number of silicon parts This approach cannot guarantee accurate correlation throughout all other settings under distribution of real parts across PVT. Simulation results need to follow behavioral trends from real hardware measurements with all possible combinations of the controllable settings under reasonable tolerance. The results need to reflect the distribution of real measurement across PVT in order to achieve reliable simulation optimization in a mass production system.

Trend Correlation

Main purpose of IBIS-AMI simulation To obtain the optimized SERDES equalizer setting which has the best performance. To support the optimized value for the initial equalizer setting. To evaluate SerDes IP early stage. If overall simulation result doesn t follow the measurement, the wrong SERDES setting may be the best optimum value. The effective methodology for correlating IBIS-AMI simulation to measurement should be needed.

Eye height after RX EQ (mv) Eye height after RX EQ (mv) Comparison for two cases of correlation 120 Case1 at BER1E-10 120 Case2 at BER1E-10 100 Measurement 100 Measurement 80 5mV 80 20mV 60 40 Simulation 60 40 Simulation 20 Measurement Simulation 20 Measurement Simulation 0 0 TX equalizer setting [Combination of Main/Pre/Post cursor] TX equalizer setting [Combination of Main/Pre/Post cursor]

Eye height after RX EQ (mv) Eye height after RX EQ (mv) Comparison for two cases of correlation Only few cases correlation can not represent all equalizer behavior performance!! 120 Case1 at BER1E-10 120 Case2 at BER1E-10 100 Measurement 100 Measurement 80 80 60 40 Simulation 60 40 Simulation 20 Measurement Simulation 20 Measurement Simulation 0 5 10 15 20 25 0 5 10 15 20 25 TX equalizer setting [Combination of Main/Pre/Post cursor] TX equalizer setting [Combination of Main/Pre/Post cursor]

Trend Correlation 160 140 120 100 80 60 40 20 0 Post-cursor Main-cursor Pre-cursor 012345012345012345012345012345012345012345012345012345012345012345012345012345012345012345012345012345012345012345012345012345012345012345012345 0 1 2 3 4 5 0 1 2 3 4 5 0 1 2 3 4 5 0 1 2 3 4 5 0 1 2 3 Measurement Simulation The trend correlation is: How eye opening trend after RX equalizer by TX equalizer setting. The plot should be acquired by a large number of TX equalizer combination. the optimized transceiver settings from the simulation can give a higher level of confidence with trend-matched simulation.

Requirement to do better correlation [Internal eye monitoring circuit] It is difficult to measure the signal after RX equalizer. The latest scope has the ability of equalizer, but it is for generic function and not exactly same with ASIC s equalizer The internal eye diagram should be required

Requirement to do better correlation [Script for TX parameter sweep] The internal eye diagrams should be measured with many combination of TX equalizer setting. It is very time consuming work if there is no TX parameter sweep script which measures Eye height and width for each TX equalizer setting need to be measured automatically.

Using Xilinx UltraScale GTH for 10Gbps and 16Gbps Using Xilinx UltraScale GTY for 28Gbps Eye Scan Parameters o o Simulation eye height and eye width at BER 1E-10 HW Eye Scan: 1E-10 BER at each scan point Measurement Set up

Test Cases Line Rate EQ mode Loss of ISI Channel Diff Insertion Loss 16.375Gbps DFE High Loss 23dB @ 8GHz 16.375Gbps DFE Med Loss 19dB @ 8GHz 10.3125Gbps DFE High Loss 24dB @ 5GHz 10.3125Gbps DFE Med Loss 18dB @ 5GHz 28Gbps DFE High Loss 28dB @ 14GHz 28Gbps DFE Med Loss 20dB @ 14GHz Line Rate EQ Mode Loss MainCursor PostCursor PreCursor 16.375Gbps DFE High Loss [B, D, E, F] [00, 0E, 16, 1F] [00] 16.375Gbps DFE Med Loss [9, B, D, F] [00, 0E, 16, 1F] [00] 10.3125Gbps DFE High Loss [9, B, D, F] [00, 0E, 16, 1F] [00] 10.3125Gbps DFE Med Loss [6, 7, 9, A] [00, 0A, 12, 16] [00] 28Gbps DFE High Loss [12,13,14,15] [00, 0C, 12, 1B] [00] 28Gbps DFE Med Loss [12,13,14,15] [00, 0C, 12, 1B] [00]

Measure Channel S-parameter Accurate s-parameter of channel is crucial for the correlation Measured s-parameter up to 50GHz without extrapolation VNA

Case1: 10.3125Gbps High Loss DFE Result Used -24dB differential insertion channel at 5GHz Compare the results under [No TXEQ, Small TXEQ, High TXEQ, Over TXEQ[] at given amplitude Trends are matched well for both eye height and eye width

Case2: 10.3125Gbps Medium Loss DFE Result Used -18dB differential insertion channel at 5GHz Compare the results under [No TXEQ, Small TXEQ, High TXEQ, Over TXEQ[] at given amplitude Trends are matched well for both eye height and eye width

Case3: 16.3125Gbps High Loss DFE Result Used -23dB differential insertion channel at 8GHz Check the correlation under [No TXEQ, Small TXEQ, High TXEQ, Over TXEQ] at given amplitude Trends are matched well for both eye height and eye width

Case4: 16.3125Gbps Medium Loss DFE Result Used -19dB differential insertion channel at 8GHz Check the correlation under [No TXEQ, Small TXEQ, High TXEQ, Over TXEQ] at given amplitude Trends are matched well for both eye height and eye width

Case6: 28Gbps Medium Loss DFE Mode Used -19dB differential insertion channel at 14GHz Check the correlation under [No TXEQ, Small TXEQ, High TXEQ, Over TXEQ] at given amplitude Trends are matched well for both eye height and eye width

Case5: 28Gbps High Loss DFE Mode Used -28dB differential insertion channel at 14GHz Check the correlation under [No TXEQ, Small TXEQ, High TXEQ, Over TXEQ] at given amplitude Trends are matched well for both eye height and eye width

Distribution Correlation

The value of distribution analysis IBIS-AMI simulation needs to cover the variation of devices IBIS-AMI simulation needs to represent the worst performance by PVT variation Distribution Analysis shows how well IBIS-AMI Simulation represents the boundary of hardware variation If simulation result would be better than the worst case measurement, it cannot guarantee the link performance in mass production system

Comparison for two cases of distribution analysis IBIS-AMI simulation needs to represent the distribution of hardware under given condition!! Case1. Simulation is better than measurement Case2. Simulation represents the distribution of measurement

The distribution of transmitter The distribution of transmitter is also critical to analyze the one of receiver The distribution of differential amplitude The distribution of de-emphasis by postcursor The distribution of de-emphasis by precursor

The distribution of differential amplitude Xilinx UltraScale GTH at 10.3125Gbps Xilinx UltraScale GTY at 28Gbps IBIS-AMI model represents the distribution of hardware measurement well

The distribution of de-emphasis by postcursor Xilinx UltraScale GTH at 10.3125Gbps Xilinx UltraScale GTY at 28Gbps IBIS-AMI model locates at the center of hardware distribution

The distribution of de-emphasis by precursor Xilinx UltraScale GTH at 10.3125Gbps Xilinx UltraScale GTY at 28Gbps IBIS-AMI model locates at the center of hardware distribution

Test Cases for receiver distribution analysis Line Rate EQ mode Loss of ISI Channel Diff Insertion Loss 16.375Gbps DFE High Loss 23dB @ 8GHz 16.375Gbps DFE Med Loss 19dB @ 8GHz 10.3125Gbps DFE High Loss 24dB @ 5GHz 10.3125Gbps DFE Med Loss 18dB @ 5GHz 28Gbps DFE High Loss 28dB @ 14GHz 28Gbps DFE Med Loss 20dB @ 14GHz Line Rate EQ Mode Loss MainCursor PostCursor PreCursor 16.375Gbps DFE High Loss [B, D, E, F] [00, 0E, 16, 1F] [00] 16.375Gbps DFE Med Loss [9, B, D, F] [00, 0E, 16, 1F] [00] 10.3125Gbps DFE High Loss [9, B, D, F] [00, 0E, 16, 1F] [00] 10.3125Gbps DFE Med Loss [6, 7, 9, A] [00, 0A, 12, 16] [00] 28Gbps DFE High Loss [12,13,14,15] [00, 0C, 12, 1B] [00] 28Gbps DFE Med Loss [12,13,14,15] [00, 0C, 12, 1B] [00]

Measure Channel S-parameter Accurate s-parameter of channel is crucial for the correlation Measured s-parameter up to 50GHz without extrapolation VNA

Case1: 10.3125Gbps Medium Loss DFE Result Used -19dB differential insertion channel at 5GHz The worst case of hardware distribution is above the worst result of simulation across all of TX settings

Case1: 10.3125Gbps Medium Loss DFE Result (cont.) Spot Check at Small TXEQ at AMP = 0x09 shows the detail histogram between hardware and IBIS-AMI simulation There are Conservative Outliers which is showing the model is conservative than hardware

Case2: 10.3125Gbps High Loss DFE Result Used -24dB differential insertion channel at 5GHz The worst case of hardware distribution is above the worst result of simulation across all of TX settings

Case2: 10.3125Gbps High Loss DFE Result (cont.) Spot Check at Small TXEQ at AMP = 0x0F shows the detail histogram between hardware and IBIS-AMI simulation There are Conservative Outliers which is showing the model is conservative than hardware

Case3: 16.325Gbps Medium Loss DFE Result Used -19dB differential insertion channel at 5GHz The worst case of hardware distribution is above the worst result of simulation across all of TX settings

Case3: 16.325Gbps Medium Loss DFE Result (cont.) Spot Check at Small TXEQ at AMP = 0x0F shows the detail histogram between hardware and IBIS-AMI simulation There are Conservative Outliers which is showing the model is conservative than hardware

Case4: 16.325Gbps High Loss DFE Result Used -19dB differential insertion channel at 8GHz The worst case of hardware distribution is above the worst result of simulation across all of TX settings

Case4: 16.325Gbps High Loss DFE Result (cont.) Spot Check at Small TXEQ at AMP = 0x0F shows the detail histogram between hardware and IBIS-AMI simulation There are Conservative Outliers which is showing the model is conservative than hardware

Case5: 28Gbps Medium Loss DFE Result Used -19dB differential insertion channel at 14GHz The worst case of hardware distribution is above the worst result of simulation across all of TX settings

Case6: 28Gbps High Loss DFE Result Used -28dB differential insertion channel at 14GHz The worst case of hardware distribution is above the worst result of simulation across all of TX settings

Conclusion Trend Correlation is required to optimize the setting for given channel Distribution Correlation is required to reduce the risk by PVT variation IBIS-AMI model needs to designed carefully to cover both trend and distribution correlation New methodology of correlation is applied successfully to Xilinx UltraScale GTH / GTY at 10.3125Gbps, 16.325Gbps and 28Gbps

Thank you! --- QUESTIONS?