DESIGN OF LOW POWER AND HIGH GAIN BOOSTED OTA FOR HIGH FREQUENCY RADIO MODULATIONS AND TELECOMMUNICATION SYSTEMS

Similar documents
Design and Analysis of High Gain CMOS Telescopic OTA in 180nm Technology for Biomedical and RF Applications

Performance Evaluation of Different Types of CMOS Operational Transconductance Amplifier

A Low Power Gain Boosted Fully Differential OTA for a 10bit pipelined ADC

Gain Boosted Telescopic OTA with 110db Gain and 1.8GHz. UGF

University of Michigan, EECS413 Final project. A High Speed Operational Amplifier. 1. A High Speed Operational Amplifier

Sensors & Transducers Published by IFSA Publishing, S. L.,

A Novel Design of Low Voltage,Wilson Current Mirror based Wideband Operational Transconductance Amplifier

Performance Analysis of Low Power, High Gain Operational Amplifier Using CMOS VLSI Design

Design of Rail-to-Rail Op-Amp in 90nm Technology

IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 02, 2016 ISSN (online):

An Improved Recycling Folded Cascode OTA with positive feedback

DESIGN OF A FULLY DIFFERENTIAL HIGH-SPEED HIGH-PRECISION AMPLIFIER

High Voltage Operational Amplifiers in SOI Technology

Design and Implementation of High Gain, High Bandwidth CMOS Folded cascode Operational Transconductance Amplifier

Design of High Gain Low Voltage CMOS Comparator

Operational Amplifier with Two-Stage Gain-Boost

[Kumar, 2(9): September, 2013] ISSN: Impact Factor: 1.852

Design of High Gain Two stage Op-Amp using 90nm Technology

Design of Low Voltage High Speed Operational Amplifier for Pipelined ADC in 90 nm Standard CMOS Process

International Journal of Advance Engineering and Research Development

Common Mode Feedback for Fully Differential Amplifier in ami06 micron CMOS process

A Design of Sigma-Delta ADC Using OTA

An Ultra Low-Voltage and Low-Power OTA Using Bulk-Input Technique and Its Application in Active-RC Filters

G m /I D based Three stage Operational Amplifier Design

IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 03, 2016 ISSN (online):

What is the typical voltage gain of the basic two stage CMOS opamp we studied? (i) 20dB (ii) 40dB (iii) 80dB (iv) 100dB

DESIGN AND ANALYSIS OF A TWO STAGE MILLER COMPENSATED OP-AMP SUITABLE FOR ADC APPLICATIONS

Operational Transconductance Amplifier Design for A 16-bit Pipelined ADC

ISSN:

A new class AB folded-cascode operational amplifier

DESIGN AND SIMULATION OF CURRENT FEEDBACK OPERATIONAL AMPLIFIER IN 180nm AND 90nm CMOS PROCESSES

A New Design Technique of CMOS Current Feed Back Operational Amplifier (CFOA)

DAT175: Topics in Electronic System Design

DESIGN OF TWO-STAGE CLASS AB CASCODE OP-AMP WITH IMPROVED GAIN

Rail-To-Rail Output Op-Amp Design with Negative Miller Capacitance Compensation

Design Analysis and Performance Comparison of Low Power High Gain 2nd Stage Differential Amplifier Along with 1st Stage

High Speed CMOS Comparator Design with 5mV Resolution

International Journal of Emerging Technologies in Computational and Applied Sciences (IJETCAS)

International Journal of Advance Engineering and Research Development. Comparitive Analysis of Two stage Operational Amplifier

International Journal of Advance Engineering and Research Development. Design of Pipelined ADC for High Speed Application

Comparative Analysis of Compensation Techniques for improving PSRR of an OPAMP

Analog Integrated Circuits Fundamental Building Blocks

AN OPERATIONAL AMPLIFIER WITH RECYCLING FOLDED CASCODE TOPOLOGY AND ADAPTIVE BIAISNG

CHAPTER 1 INTRODUCTION

Design and Analysis of Low Power Two Stage CMOS Op- Amp with 50nm Technology

Design and Performance Analysis of Low Power RF Operational Amplifier using CMOS and BiCMOS Technology

Design of a Sample and Hold Circuit using Rail to Rail Low Voltage Compact Operational Amplifier and bootstrap Switching

Cascode Bulk Driven Operational Amplifier with Improved Gain

Design of Miller Compensated Two-Stage Operational Amplifier for Data Converter Applications

A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER

EE Analog and Non-linear Integrated Circuit Design

Design of Low Voltage Low Power CMOS OP-AMP

Design and implementation of two stage operational amplifier

A Low Power Low Voltage High Performance CMOS Current Mirror

Topology Selection: Input

CMOS Operational-Amplifier

Design and Analysis of CMOS Two Stage OP-AMP in 180nm and 45nm Technology

Design of High-Speed Op-Amps for Signal Processing

Design and Simulation of Low Dropout Regulator

Design for MOSIS Education Program

INTERNATIONAL JOURNAL OF ADVANCED RESEARCH IN ENGINEERING AND TECHNOLOGY (IJARET)

A NOVEL METHODOLOGY OF SIMULATION AND REALIZATION OF VARIOUS OPAMP TOPOLOGIES IN 0.18µm CMOS TECHNOLOGY USING MATLAB

Design of Low Voltage, Low Power Rail to Rail Operational Transconductance Amplifier with enhanced Gain and Gain Bandwidth Product

LowPowerHighGainOpAmpusingSquareRootbasedCurrentGenerator

A 16Ω Audio Amplifier with 93.8 mw Peak loadpower and 1.43 quiscent power consumption

Design and Simulation of an Operational Amplifier with High Gain and Bandwidth for Switched Capacitor Filters

2012-9th International Multi-Conference on Systems, Signals and Devices An Enhanced Fully Differential Recyclic Folded Cascade OTA

Nizamuddin M., International Journal of Advance Research, Ideas and Innovations in Technology.

Design of Operational Amplifier in 45nm Technology

GUJARAT TECHNOLOGICAL UNIVERSITY. Semester II. Type of course: ME-Electronics & Communication Engineering (VLSI & Embedded Systems Design)

Advanced Operational Amplifiers

SALLEN-KEY FILTERS USING OPERATIONAL TRANSCONDUCTANCE AMPLIFIER

LOW POWER FOLDED CASCODE OTA

Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem

Phase Locked Loop Design for Fast Phase and Frequency Acquisition

Design and Analysis of High Gain Differential Amplifier Using Various Topologies

HIGH GAIN, HIGH BANDWIDTH AND LOW POWER FOLDED CASCODE OTA WITH SELF CASCODE AND DTMOS TECHNIQUE

ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN

Designing a low voltage amplifier through bulk driven technique with 0.6V supply voltage

A Low-Voltage, Low-Power, Two-Stage Amplifier for Switched-Capacitor Applications in 90 nm CMOS Process

Lecture 2: Non-Ideal Amps and Op-Amps

Op-Amp Design Project EE 5333 Analog Integrated Circuits Prof. Ramesh Harjani Department of ECE University of Minnesota, Twin Cities Report prepared

An Analog Phase-Locked Loop

DESIGN OF LOW POWER OPERATIONAL AMPLIFIER USING CMOS TECHNOLOGIES

Design of a Folded Cascode Operational Amplifier in a 1.2 Micron Silicon-Carbide CMOS Process

CMOS Operational-Amplifier

Design of Gain Enhanced and Power Efficient Op- Amp for ADC/DAC and Medical Applications

A Novel Low Noise High Gain CMOS Instrumentation Amplifier for Biomedical Applications

DESIGN OF A NOVEL CURRENT MIRROR BASED DIFFERENTIAL AMPLIFIER DESIGN WITH LATCH NETWORK. Thota Keerthi* 1, Ch. Anil Kumar 2

ISSN Page 32. Figure 1.1: Black box representation of the basic current conveyor.

A MONOLITHICALLY INTEGRATED PHOTORECEIVER WITH AVALANCHE PHOTODIODE IN CMOS TECHNOLOGY

Optimizing the Stage Resolution of a 10-Bit, 50 Ms/Sec Pipelined A/D Converter & Its Impact on Speed, Power, Area, and Linearity

Second-Order Sigma-Delta Modulator in Standard CMOS Technology

A High Gain and Improved Linearity 5.7GHz CMOS LNA with Inductive Source Degeneration Topology

Abstract :In this paper a low voltage two stage Cc. 1. Introduction. 2.Block diagram of proposed two stage operational amplifier and operation

EECE488: Analog CMOS Integrated Circuit Design Set 7 Opamp Design

Modulator with Op- Amp Gain Compensation for Nanometer CMOS Technologies

ANALYSIS AND DESIGN OF HIGH CMRR INSTRUMENTATION AMPLIFIER FOR ECG SIGNAL ACQUISITION SYSTEM USING 180nm CMOS TECHNOLOGY

Design of Continuous Time Multibit Sigma Delta ADC for Next Generation Wireless Applications

Full Paper ACEEE Int. J. on Control System and Instrumentation, Vol. 4, No. 2, June 2013

Transcription:

DESIGN OF LOW POWER AND HIGH GAIN BOOSTED OTA FOR HIGH FREQUENCY RADIO MODULATIONS AND TELECOMMUNICATION SYSTEMS Sarin Vijay Mythry 1, K.Ramya Madhuri 2, K.Shruthi 3, B.Mary Harika 4, Dolphy Joseph 5 and CH.Varun 6 ABSTRACT 1,2 Faculty, 3,4,5,6 Graduate Student Department of Electronic and Communication Engineering, Christu Jyothi Institute of Technology and Science, Yeshwanthapur, Jangaon,Warangal,Telangana State,India. This paper presents the design of high gain and low power fully differential Operational Transconductance Amplifier(OTA). Both the main conventional OTA and the boosting amplifiers are fully differential folded cascode.to increase the open-loop gain of the main OTA two auxiliary operational amplifiers(op-amps) are used. These auxiliary op-amps are fully differential folded cascode op-amps with continuous time Common mode feedbacks (CMFB).CMFB is used in auxiliary op-amps to stablise the designed OTA against temperature. This design has been implemented in 0.18µm CMOS Technology using Cadence EDA tool.spectre simulation shows that the op-amp has DC gain of 171.7958dB, a noise response of 24.1876nV/Hz, power consumption obtained is 295pW and the unity gain bandwidth is more than 1.5GHz. KEYWORDS Boosting amplifiers, Active cascode gain-boosting technique, Fully differential folded cascode, CMFB, Cadence. 1. INTRODUCTION Nowadays designing high gain and high speed operational amplifier is becoming increasingly challenging because high dc gain characteristics of operational amplifiers demands a multi stage design with long channel devices.in this paper active cascode gain-boosting technique is used along with auxiliary amplifiers to increase the dc gain of an operational amplifier without degrading its high frequency performance.in order to achieve high gain, the single stage amplifier architecture with gain-boosted amplifier will be a nice choice. To design an analog system, op-amp will be the most important basic building block.basically an OTA is defined as an op-amp without any output buffer,preventing it from large capacitive loads. Because of their smaller size and simplicity, they are preferred mainly over op-amps. OTA mainly uses differential amplifier at the input and its purpose is to generate a current proportional to an input voltage difference developed at input. In this paper a gain boosted fully differential OTA is designed to satisfy high gain.the proposed OTA has a N gain boost and P gain boost auxiliary amplifiers.this auxiliary amplifiers boosts 1

the gain of the main amplifier structure.section I gives introduction about OTA ansd section II gives information about circuit implementation and section III gives details about simulation results and the finally section IV talks about conclusion of the entire paper. 2. CIRCUIT IMPLEMENTATION 1.Design of the Main amplifier and Gain boosting amplifier Gain boosting technology helps in amplifying the op-amps output impedance, thus the overall gain is increased. In order to design high gain designs, two stage configuration might be the appropriate choice. In this paper, two fully differential folded cascode boosting amplifiers has been implemented as shown in Fig.1.And also two compensation capacitors C C are connected as shown in Fig 1 inorder to achieve desired phase margin.as per the design process, the number of PMOS transistors as are reduced as much as possible because NMOS transistors has 4 times better transconductance compared to the same size PMOS transistors. Two types of CMFBs are used in the design where switched capacitor CMFB circuit is active when the op-amp is in the holding mode and a continuous time CMFB is active when the op-amp is in the sampling mode. The continuous time CMFB circuits are used for the boosting amplifiers. In this design we have used two types of boosting amplifiers designed with auxillary amplifiers. AN gain boosting amplifier has an NMOS differential input stage, while the AP gain boosting amplifie has a PMOS differential input stage.these auxiliary op amps are used to improve the dc gain of the main op amp.the PMOS type gain boosting amplifier AP is shown in Fig 2 which is similar to the main op amp with the exception that it does not have boosting amplifiers and the input differential stage is of NMOS transistors. The AN boosting amplifier is the same as the PMOS type with the exception that a PMOS differential input stage is used. Figure 1 :Fully differential folded cascaded op-amp with fully differential gain-boosted amplifiers. 2

2. Design of CMFB circuit Figure 2:Fully differential gain-boosted amplifier(ap) CMFB is necessary in designing a fully differential OTA to keep the outputs from drifting high or low out of the range where the amplifier provides plenty of gain.the CMFB circuit will enable the op amp to have a common mode output voltage that is immune to variations in the process.cmfb circuit can be divided into: a.switched continuous time CMFB(SC-CMFB) b.continuous time CMFB circuits. Generally SCCMFB is preferred because compare to continuous time CMFB,SCCMFB consumes less power.the SCCMFB is shown in Fig 3 Figure 3:Switched capacitance common mode feedback circuit 3

The advantage of continuous CMFB circuit is that its speed is fast. Firstly design the boosting amplifier without the CMFB circuit and once it is finished, the CMFB circuit can be used. The CMFB circuit for gain boosting amplifier AP is shown in fig 4.For gain boosting amplifier AN CMFB circuit is similar to the AP except that the input differential pair is of NMOS transistors.for main op amp and boosting amplifiers bias voltages will enable those transistors to work in saturation region. Fig 4:CMFB circuit for gain boosting amplifier AP. 3. SIMULATION RESULTS A single stage fully differential gain boosted folded cascode op-amp is designed with the design process described above and implemented in 0.18µm process with 1.8 V power supply and simulated with Cadence spectre EDA tool.the load capacitance is taken as 1 pf. The simulation results obtained are shown in table 1. 4

Table 1:Simulation results PARAMETER Technology UGB C L Noise Gain Power VALUES 180nm More than 1.5GHz 1pF 24.186nV/Hz 171.7958dB 295.567pW Supply Voltage 1.8V Figure 5:Gain boosted OTA design in cadence Figure 6:AN schematic 5

Figure 7:AP schematic Figure 8:CMFB circuit schematic Figure 9:Phase and Gain 6

Figure 10:Noise response 4. CONCLUSION Figure 11:Power output The design and experimental results of a fully differential amplifier with gain boosting technology is been presented. Using 0.18µm CMOS process, it is noted that design has good performance with a dc gain of 171.7958dB, noise response of 24.186nV/Hz, power consumption of 295.567pW and a UGB is more than 1.5GHz at a power supply of 1.8V. This designed Gain-Boosted OTA is very well used for High Frequency Radio Modulations and Telecommunication Systems frequency range. ACKNOWLEGEMENT We feel glad to take this opportunity to thank our Professors Mr.Sarin Vijay Mythry and Mrs. Ramya Madhuri Of Christu Jyothi Institite Of Technology And Science, Jangaon, Telangana State, India for taking keen interest and providing encouragement in our project work. Also, I would like to thank the CJITS, Jangaon for encouraging to take part in this research work. 7

REFERENCES [1] B. Razavi, Design of analog cmos integrated circuits (Tata McGraw-Hill Edition, 2002). [2] R. J. Baker, H. W. Li and D. E. Boyce, CMOS circuit design, layout and simulation (IEEE, Press Series on Microelectronic Systems, Prentice Hall of India Private Limited,2004). [3] D. Flandre etc., Improved synthesis of gain-boosted regulated cascode cmos stages using symbolic analysis and gm/id methodology, IEEE Journal of Solid-State Circuits, Vol. 32, No. 7, 1997, 1006-1012. [4] M. Das, Improved Design Criteria of Gain-Boosted CMOS OTA with High-Speed Optimizations, IEEE Trans. on Circuits and Systems II Vol. 49, No. 3, 2002, 204-207. [5] D. Johns and K. Martin, Analog integrated circuit design, 287, 1997. 8