HSNT Package User's Guide

Similar documents
SNT Package User's Guide

WLP User's Guide. CMOS IC Application Note. Rev.1.0_03. ABLIC Inc., 2014

SNT Package User's Guide

S-5814A Series : 2.5 C ( 30 C to 100 C) Ta = 30 C : V typ. Ta = 30 C : V typ. Ta = 100 C : V typ. 0.5% typ.

S-8110C/8120C Series CMOS TEMPERATURE SENSOR IC. Features. Applications. Packages

S-5844A Series TEMPERATURE SWITCH IC (THERMOSTAT IC) Features. Applications. Packages. ABLIC Inc., Rev.2.

I DD 0.1 na typ. I DET = 0.7 na typ. V DD = 0.9 V to 5.5 V Detects faint signals of approximately 0.7 nw (1.0 V, 0.7 na typ.)

S-19610A MINI ANALOG SERIES FOR AUTOMOTIVE 125 C OPERATION CMOS OPERATIONAL AMPLIFIER. Features. Applications. Package.

ABLIC Inc., 2014 Rev.1.0_02

*1. Please make sure that the loss of the IC will not exceed the power dissipation when the output current is large.

NOT RECOMMENDED FOR NEW DESIGN. S-5843A Series TEMPERATURE SWITCH IC (THERMOSTAT IC) Features. Applications. Packages.

2.5 C ( 55 C to 130 C) Ta = 30 C: V Typ. Ta = 30 C: V Typ. Ta = 130 C: V Typ. 0.4% Typ. ( 20 to 80 C)

ABLIC Inc., Rev.2.2_02

1.5 V to 5.5 V, selectable in 0.1 V step

NOT RECOMMENDED FOR NEW DESIGN. S-5855A Series PWM OUTPUT TEMPERATURE SENSOR IC. Features. Application. Packages.

S-8206A Series BATTERY PROTECTION IC FOR 1-CELL PACK (SECONDARY PROTECTION) Features. Applications. Packages.

S-5855A Series PWM OUTPUT TEMPERATURE SENSOR IC. Features. Application. Packages. ABLIC Inc., Rev.1.

ABLIC Inc., Rev.2.1_02

ABLIC Inc., Rev.5.1_03

2.0 A typ., 3.5 A max. ( 25 C)

V DET1(S) to V DET3(S) = 10.5 V to 21.5 V (0.1 V step)

S-5840B Series TEMPERATURE SWITCH IC (THERMOSTAT IC) WITH LATCH. Features. Applications. Package. ABLIC Inc., Rev.2.

The operation of the S-5852A Series is explained in the user's manual. Contact our sales office for more information.

1.5 V to 5.5 V, selectable in 0.1 V step Output voltage accuracy:

S-1132 Series HIGH RIPPLE-REJECTION AND LOW DROPOUT MIDDLE OUTPUT CURRENT CMOS VOLTAGE REGULATOR. Features. Applications. Packages.

1.5 V to 5.5 V, selectable in 0.1 V step Output voltage accuracy: 140 mv typ. (3.0 V output product, I OUT = 200 ma)

S-L2980 Series HIGH RIPPLE-REJECTION AND LOW DROPOUT CMOS VOLTAGE REGULATOR. Features. Applications. Package

MONITORING IC FOR 1-CELL PACK

ABLIC Inc., 2012 Rev.1.0_02

ABLIC Inc., 2018 Rev.1.0_00

S-5724 Series LOW VOLTAGE OPERATION HIGH-SPEED BIPOLAR HALL EFFECT LATCH. Features. Applications. Packages.

S Series MINI ANALOG SERIES LOW INPUT OFFSET VOLTAGE CMOS OPERATIONAL AMPLIFIER. Features. Applications. Packages.

S-19610A MINI ANALOG SERIES FOR AUTOMOTIVE 125 C OPERATION CMOS OPERATIONAL AMPLIFIER. Features. Applications. Package.

S-8239B Series OVERCURRENT MONITORING IC FOR MULTI-SERIAL-CELL PACK. Features. Applications. Package.

S-8239A Series OVERCURRENT MONITORING IC FOR MULTI-SERIAL-CELL PACK. Features. Applications. Package.

PACKAGE HIGH-PRECISION VOLTAGE DETECTOR

70 db typ. (1.0 V output product, f = 1.0 khz) Built-in overcurrent protection circuit: Limits overcurrent of output transistor.

1.5 V to 5.5 V, selectable in 0.1 V step Output voltage accuracy:

NOT RECOMMENDED FOR NEW DESIGN. S-5842A Series DUAL TRIP TEMPERATURE SWITCH IC (THERMOSTAT IC) Features. Applications. Packages.

ABLIC Inc., Rev.2.3_02

S-1142A/B Series HIGH-WITHSTAND VOLTAGE LOW CURRENT CONSUMPTION LOW DROPOUT CMOS VOLTAGE REGULATOR. Features. Application. Package.

60 db typ. (1.25 V output product, f = 1.0 khz) Built-in overcurrent protection circuit: Limits overcurrent of output transistor.

ABLIC Inc., Rev.2.2_01

S-19100xxxA Series FOR AUTOMOTIVE 125 C OPERATION VOLTAGE DETECTOR BUILT-IN DELAY CIRCUIT (EXTERNAL DELAY TIME SETTING) Features.

S-1711 Series SUPER-SMALL PACKAGE 2-CIRCUIT HIGH RIPPLE-REJECTION LOW DROPOUT CMOS VOLTAGE REGULATOR. Features. Applications.

ABLIC Inc., Rev.2.2_03

S-1133 Series HIGH RIPPLE-REJECTION AND LOW DROPOUT MIDDLE-OUTPUT CURRENT CMOS VOLTAGE REGULATOR. Features. Applications. Packages.

ABLIC Inc., 2018 Rev.1.0_00

SII Semiconductor Corporation, Rev.3.1_01

S-1721 Series SUPER-SMALL PACKAGE 2-CIRCUIT HIGH RIPPLE-REJECTION LOW CURRENT CONSUMPTION LOW DROPOUT CMOS VOLTAGE REGULATOR. Features.

Caution Before using the product in automobile control unit or medical equipment, contact to ABLIC Inc. is indispensable.

S-8209A Series Usage Guidelines Rev.1.7_01

ABLIC Inc., Rev.2.2_00

70 db typ. (2.85 V output product, f = 1.0 khz) Built-in overcurrent protection circuit: Limits overcurrent of output transistor.

S-1222B/D Series. 28 V INPUT, 200 ma VOLTAGE REGULATOR. Features. Applications. Packages. ABLIC Inc., 2017 Rev.2.

Possible to output 150 ma (V IN V OUT(S) 1.0 V) *1 (per circuit)

S-1004 Series BUILT-IN DELAY CIRCUIT (EXTERNAL DELAY TIME SETTING) VOLTAGE DETECTOR WITH SENSE PIN. Features. Applications. Packages.

S-8426A Series BATTERY BACKUP SWITCHING IC. Features. Applications. Packages. ABLIC Inc., Rev.2.0_03

S-8425 Series BATTERY BACKUP SWITCHING IC. Features. Packages. Applications

S-93C46B/56B/66B 3-WIRE SERIAL E 2 PROM. Features. Packages. ABLIC Inc., Rev.8.1_02

A ceramic capacitor can be used. (100 nf to 220 nf) I SS1P = 0.15 A typ. (Ta = 25 C)

Release condition of discharge overcurrent status is selectable: Load disconnection, charger connection

1.5 V to 5.5 V, selectable in 0.1 V step Output voltage accuracy:

1.5 V to 5.5 V, selectable in 0.1 V step Output voltage accuracy:

S Series FOR AUTOMOTIVE 105 C OPERATION CURRENT MONITOR HIGH SIDE SWITCH. Features. Applications. Package.

S-8209B Series BATTERY PROTECTION IC WITH CELL-BALANCE FUNCTION. Features. Applications. Packages. ABLIC Inc., Rev.3.

I SS1P = 0.15 μa typ. (Ta = +25 C) A ceramic capacitor can be used. (100 nf to 220 nf) Ta = 40 C to +85 C

S-818 Series LOW DROPOUT CMOS VOLTAGE REGULATOR. Features. Applications. Packages

S-19212B/DxxH Series FOR AUTOMOTIVE 105 C OPERATION HIGH-WITHSTAND VOLTAGE LOW DROPOUT CMOS VOLTAGE REGULATOR. Features. Applications.

SML-D1 series EXCELED TM

70 db typ. (2.8 V output product, f = 1.0 khz) A ceramic capacitor can be used. (1.0 μf or more)

S-8213 Series BATTERY PROTECTION IC FOR 2-SERIAL / 3-SERIAL CELL PACK (SECONDARY PROTECTION) Features. Application. Packages.

Installation Precautions

ABLIC Inc., Rev.8.1_02

The S-1324 Series, developed by using the CMOS technology, is a positive voltage regulator IC which has low noise and low

M P E B WB. Tolerance : 0.1 (unit : mm) Absolute Maximum Ratings (Ta=25ºC) -40 to to +100

TOSHIBA Fast Recovery Diode Silicon Diffused Type CMF (50 Hz) (Note 2)

M P E B WB. (unit : mm) Absolute Maximum Ratings (Ta=25ºC) Tstg(ºC) SML-P12VT(R) SML-P12UT(R)

S-8253C/D Series BATTERY PROTECTION IC FOR 2-SERIES OR 3-SERIES-CELL PACK. Features. Applications. Package.

S-814 Series LOW DROPOUT CMOS VOLTAGE REGULATOR. Features. Applications. Packages

SML-P24 series. PICOLED TM -Duo. Datasheet. Features. Outline. Ultra compact and thin 2-color type LED , t=0.2mm

GL100MN0MPx. Surface Mount Type, Infrared Emitting Diode. GL100MN0MPx. Agency Approvals/Compliance. Features. Model Line-up.

S-8200A Series BATTERY PROTECTION IC FOR 1-CELL PACK. Features. Applications. Packages. ABLIC Inc., Rev.4.

FPC connectors (0.3mm pitch) Front lock with FPC tabs

For FPC. FPC connectors (0.2mm pitch) Back lock

Ultra small surface mounting type

For FPC. FPC connectors (0.3mm pitch) Back lock

Preliminary specification. RoHS. Specification CUN*AF1A. Drawn Approval Approval. QP(P) (Rev.0)

CF Series AXC5/AXC6. FEATURES 1. Vertical mating type with a 0.8 mm mated height low profile design

Chip Array Resistor INTRODUCTION FEATURE AND APPLICATION. Feature. Application

RoHS. Specification CUN*7A4A. Drawn Approval Approval. QP(P) (Rev.0)

For FPC. FPC connectors (0.3mm pitch) Back lock

Type V U D Y M. (unit : mm) Typ. I F Max. V R Min.* 2 Typ. Max.* 2 I F Min. Typ. Max. I F SML-D15VW SML-D15UW

CeraDiodes. Soldering directions. Date: July 2014

FPC CONNECTORS Y3FT (0.3 mm pitch) with FPC tabs

PC354N Series. Mini-flat Package, AC Input Photocoupler. PC354N Series

EE-SX1330. Photomicrosensor (Transmissive) Ultra-Compact Slot / SMD Type (Slot width: 3 mm) Ordering Information

GL4800E0000F. Infrared Emitting Diode GL4800E0000F. Features. Agency Approvals/Compliance. Applications

TLGH1100B(T11), TLFGH1100B(T11), TLPGH1100B(T11)

AN5046 Application note

Transcription:

CMOS IC Application Note HSNT Package User's Guide ABLIC Inc., 2011-2014 This manual describes the features, package dimensions, recommended land, handling methods as well as marking specifications and packing specifications of the HSNT super small package, for users in the semiconductor mounting technology fields. In addition, mounting evaluation, reliability testing results and thermal resistance data are also provided as reference data. For the quality assurance system, notes on use and electrical characteristics of ABLIC Inc. CMOS ICs, refer to our website and individual data sheets available from ABLIC Inc. Note that recommended conditions are subject to change depending on the external materials, conditions, environment, etc. [Target Packages] HSNT-4(0808) HSNT-4(1010) HSNT-6(1212) 1

HSNT Package User's Guide CMOS IC Application Note Contents 1. Features of HSNT package... 3 1. 1 General description of HSNT package... 3 1. 2 Dimensions of HSNT package... 5 2. Components and materials of HSNT package... 8 3. Recommended land dimensions for each HSNT package and recommended mask aperture dimensions for solder printing... 9 3. 1 Recommended land dimensions and recommended mask aperture dimensions... 9 4. Handling and mounting methods... 12 4. 1 Storage... 12 4. 2 Cautions when mounting... 12 4. 3 Rinsing of HSNT package... 14 4. 4 Other special notes... 15 5. Evaluation results of HSNT package... 16 5. 1 Mounting evaluation results of HSNT package (reference values)... 16 5. 2 Reliability testing results of HSNT package... 18 5. 3 Thermal resistance and power dissipation of HSNT package (reference values)... 20 6. Marking specifications... 24 6. 1 Marking specifications of HSNT-4(0808)... 24 6. 2 Marking specifications of HSNT-4(1010)... 25 6. 3 Marking specifications of HSNT-6(1212)... 26 7. Packing specifications... 27 7. 1 Packed units... 27 7. 2 Embossed tape specifications... 27 7. 3 Reel specifications... 30 2

CMOS IC Application Note HSNT Package User's Guide 1. Features of HSNT package 1. 1 General description of HSNT package The HSNT package is a super small, thin and lightweight resin molded package for surface-mounting onto printed circuit boards, which has the following features. 1. 1. 1 Package size (1) HSNT-4(0808) The package size of HSNT-4(0808) is 0.8 mm 0.8 mm t0.40 mm max. This package is equal to or less than 1/3 the component area of and thinner than our other conventional compact package, SNT-4A (1.6 mm 1.2 mm t0.5 mm). (2) HSNT-4(1010) The package size of HSNT-4(1010) is 1.0 mm 1.0 mm t0.40 mm max. This package is approximately 1/2 the component area of and thinner than the SNT-4A as HSNT-4(0808). (3) HSNT-6(1212) The package size of HSNT-6(1212) is 1.2 mm 1.2 mm t0.40 mm max. This package is approximately 1/2 the component area of and thinner than our other conventional compact package, SNT-6A (1.8 mm 1.57 mm t0.5mm). The HSNT package size is small and thin, making it an optimal package for mobile equipment and other products which require miniaturization and lightweight. Figure 1 to Figure 3 show the dimensions of each HSNT package. 1. 1. 2 Heat dissipation Copper is used for the lead frame in order to improve package heat dissipation, and the heat sink (lead frame) is exposed out of the package back surface. By soldering the heat sink onto the printed circuit board, the heat generated from the IC can be quickly released to the circuit board. 1. 1. 3 Package mountability and reliability Despite its compact size and thin shape, the HSNT package fully meets the same mountability and reliability level as is applied to our other compact packages. Refer to "5. 1 Mounting evaluation results of HSNT package (reference values)" and "5. 2 Reliability testing results of HSNT package". 3

HSNT Package User's Guide CMOS IC Application Note Table 1 shows specifications of the HSNT package. Table 1 Specifications of HSNT Package Item HSNT-4(0808) HSNT-4(1010) HSNT-6(1212) Number of pins 4 4 6 Sealing Resin mold Dimensions (L W H) 0.8 mm 0.8 mm t0.4 mm max. 1.0 mm 1.0 mm t0.4 mm max. 1.2 mm 1.2 mm t0.4 mm max. Pitch 0.40 mm 0.65 mm 0.40 mm Pin material / surface processing Plating thickness Cu / Sn 100% Approximately 10 m Package weight *1 0.64 mg 1.05 mg 1.59 mg MSL JEDEC Level 1 *1. There may be some variation depending on the mounted IC. 4

CMOS IC Application Note HSNT Package User's Guide 1. 2 Dimensions of HSNT package 1. 2. 1 HSNT-4(0808) 0.40 4 3 0.38±0.02 0.32±0.05 0.32±0.05 0.80±0.04 (0.08) *1 1 2 0.80±0.04 (0.03) 0.08 +0.05 0.02 (0.14) 0.20±0.05 *1. The heat sink of back side has different electric potentials depending on the product. Confirm specifications of each product. Do not use it as the function of electrode. Figure 1 Dimensions of HSNT-4(0808) 5

HSNT Package User's Guide CMOS IC Application Note 1. 2. 2 HSNT-4(1010) 0.65 4 3 0.38±0.02 0.48±0.05 0.48±0.05 1.00±0.04 (0.10) *1 1 2 1.00±0.04 (0.03) 0.08 +0.05 0.02 (0.155) 0.20±0.05 *1. The heat sink of back side has different electric potentials depending on the product. Confirm specifications of each product. Do not use it as the function of electrode. Figure 2 Dimensions of HSNT-4(1010) 6

CMOS IC Application Note HSNT Package User's Guide 1. 2. 3 HSNT-6(1212) 0.40 0.40 6 4 0.38±0.02 1.00±0.05 (0.125) 1.20±0.04 *1 0.40±0.05 1 3 1.20±0.04 (0.03) 0.08 +0.05 0.02 (0.14) 0.20±0.05 *1. The heat sink of back side has different electric potentials depending on the product. Confirm specifications of each product. Do not use it as the function of electrode. Figure 3 Dimensions of HSNT-6(1212) 7

HSNT Package User's Guide CMOS IC Application Note 2. Components and materials of HSNT package The HSNT package mounts the IC on a Cu lead frame, and uses an epoxy-based resin molded structure. The outer lead soldered to the printed circuit board is Sn 100% plated. Table 2 Package, Tape and Reel Materials Package and Reel Component Material / Quality Molding resin Epoxy-based resin Lead frame Cu Surface processing on pins Sn 100% Bonding wire Au (at least 99.99% pure) Die bonding agent Epoxy-based resin with Ag filler Embossed tape PS Cover tape PET Reel PS 8

CMOS IC Application Note HSNT Package User's Guide 3. Recommended land dimensions for each HSNT package and recommended mask aperture dimensions for solder printing 3. 1 Recommended land dimensions and recommended mask aperture dimensions The figures below show the recommended land dimensions and solder printing mask dimensions for each package. Caution The dimension values in the figures are not design values for circuit board land and masks, but finished dimensions. Design the figures according to the following dimensions with reference to the circuit board and mask manufacturing tolerances. 3. 1. 1 HSNT-4(0808) 0.22 min. Aperture ratio: 100% *1 0.10 to 0.15 0.27 min. to 0.32 max. 0.25 min. to 0.28 max. Figure 4 0.40±0.02 (0.82) 0.27 min. to 0.32 max. 0.05 0.07 1.04 min. to 1.20 max. HSNT-4(0808) Recommended Land Dimensions Aperture ratio: 40% *2 *1. Aperture ratio of the lead mounting part is 100%. *2. Aperture ratio of the heat sink mounting part is 40%. Remark Mask thickness: t0.10 mm to 0.12 mm Figure 5 HSNT-4(0808) Recommended Mask Aperture Dimensions 0.24 0.24 0.30 0.14 0.12 0.12 0.30 0.16 0.26 0.30 0.44 0.26 0.40 0.40 0.82 Figure 6 HSNT-4(0808) Recommended Land Dimensions Example Figure 7 HSNT-4(0808) Recommended Mask Aperture Dimensions Example 9

HSNT Package User's Guide CMOS IC Application Note 3. 1. 2 HSNT-4(1010) 0.30 min. Aperture ratio: 100% *1 0.32 min. to 0.42 max. 0.10 to 0.15 0.65±0.02 (1.02) 0.38 min. to 0.48 max. 0.07 0.07 0.34 min. to 0.37 max. 1.30 min. to 1.56 max. Aperture ratio: 40% *2 *1. Aperture ratio of the lead mounting part is 100%. *2. Aperture ratio of the heat sink mounting part is 40%. Remark Mask thickness: t0.10 mm to 0.12 mm Figure 8 HSNT-4(1010) Recommended Land Dimensions 0.35 Figure 9 HSNT-4(1010) Recommended Mask Aperture Dimensions 0.35 0.37 0.37 0.20 0.43 0.12 0.35 0.12 0.70 0.20 0.35 0.65 1.02 0.65 Figure 10 HSNT-4(1010) Recommended Land Dimensions Example Figure 11 HSNT-4(1010) Recommended Mask Aperture Dimensions Example 10

CMOS IC Application Note HSNT Package User's Guide 3. 1. 3 HSNT-6(1212) 1.04 min. Aperture ratio: 100% *1 0.24 min. 0.37 to 0.42 0.36 min. to 0.41 max. 0.20 1.02 0.45 min. to 0.48 max. 1.60 min. to 1.80 max. Aperture ratio: 40% *2 0.40±0.02 0.40±0.02 *1. Aperture ratio of the lead mounting part is 100%. *2. Aperture ratio of the heat sink mounting part is 40%. (1.22) Remark Mask thickness: t0.10 mm to 0.12 mm Figure 12 HSNT-6(1212) Recommended Land Dimensions 0.24 Figure 13 HSNT-6(1212) Recommended Mask Aperture Dimensions 0.24 0.40 0.20 0.38 1.02 0.20 0.46 0.38 0.80 0.46 0.40 0.40 1.22 0.40 0.40 Figure 14 HSNT-6(1212) Recommended Land Dimensions Example Figure 15 HSNT-6(1212) Recommended Mask Aperture Dimensions Example 11

HSNT Package User's Guide CMOS IC Application Note 4. Handling and mounting methods 4. 1 Storage Like other plastic packages, the HSNT package tends to absorb moisture from the ambient air. If too much moisture is absorbed, the moisture may expand during solder mounting, which may cause delamination between the IC chip and the package or cracks the resin mold. In addition, if stored in high temperature or high humidity environments, the package lead plating solder wettability may deteriorate or the adhesive strength of the carrier tape and cover tape may change. Store at the room temperature and humidity shown below. Storage conditions: Ta = 5 C to 30 C, RH = 40% to 70% It is recommended the package be used within 1 year of delivery. 4. 2 Cautions when mounting 4. 2. 1 Printing process The HSNT package has small land dimensions on the printed circuit board. Therefore, it requires very precise printing with cream solder. (1) Printing machine The recommended printing accuracy of the printing machine is as follows. Cream solder printing accuracy: 20 m or less is recommended. (2) Solder printing mask (a) Mask aperture ratio Aperture ratio of lead mounting part A mask aperture ratio of 100% is recommended to ensure sufficient solder. Aperture ratio of heat sink mounting part It is recommended to reduce the mask aperture ratio to approximately 40%. If a large volume of solder is printed onto this part, the package may float, and the mounting failure may occur. Mask aperture ratio of the heat sink part may need to be adjusted depending on the mask thickness, etc. Remark The heat sink is exposed out of the package back surface in order to improve HSNT package heat dissipation. It is recommended that the heat sink and printed circuit board be soldered together to improve heat dissipation and mounting strength. (b) Mask aperture processing Use of a mask with a smoothed mask aperture wall surface and good solder releasability is recommended. (3) Cream solder Use a cream solder with good printability. Solder particle diameter: 15 m to 25 m or less is recommended. Remark Printability and solder meltability will differ depending on the solder used and printing conditions. Please confirm the status in advance. 12

CMOS IC Application Note HSNT Package User's Guide 4. 2. 2 Mounting process The HSNT package size is very small, so accuracy of mounting on the printed circuit board is important. The recommended mounting accuracy of the mounter is as follows. Mounting accuracy: 50 m or less is recommended. Use a tape feeder with small vibration during tape feed. If tape feeder vibration is large, it may result in the package flying off of the tape or the posture changing within the tape pocket. Confirm the status in the pocket before package pickup. Also confirm that the pickup nozzle sucks the package in the correct posture. 4. 2. 3 Reflow process The HSNT package is very small and light, so it may be affected by temperature variations and airflow in the reflow oven. Make sure the temperature is applied to each HSNT package lead evenly. Moreover, optimize the airflow. It is confirmed that the HSNT package can be mounted in an air atmosphere, but if a more stable mounting situation is desired, a nitrogen atmosphere is recommended (oxygen concentration: 1000 ppm or less is recommended). 13

HSNT Package User's Guide CMOS IC Application Note 4. 3 Rinsing of HSNT package When using no-clean flux, flux cleaning rinsing is not necessary. However, when carrying out rinsing for the purposes of eliminating contamination from surface-mounting or removing remaining required flux, the rinsing method may adversely affect products. The followings are points to note and recommended conditions for rinsing. 4. 3. 1 Rinsing conditions (reference examples) Rinsing solvent Ethyl alcohol, Isopropyl alcohol, Hexane, Purified water Ultrasonic cleaning conditions Frequency: 24 khz to 36 khz Output: 150 W to 400 W / 10 liters Time: 2 minutes to 3 minutes Immersion rinsing conditions Fluid temperature: 60 C or lower 4. 3. 2 Points to note Ensure the object being rinsed does not resonate. Do not use chlorinated solvents. Do not expose the products to a high temperature, and do not heat or cool the products rapidly. Complete rinsing quickly. Caution The above rinsing conditions are not guaranteed conditions. Confirm the effect of rinsing on samples before rinsing products. 14

CMOS IC Application Note HSNT Package User's Guide 4. 4 Other special notes Design the printed circuit board with a flat surface for mounting the HSNT package. This is a flat lead type package, so if the package mounting surface of the printed circuit board is uneven, then the package may incline and defects may appear in the lead's soldering. Also pay much attention to printed circuit board curvature. Lead soldering appearance Cu, which is the lead frame material, is exposed on the lead cut surface. Solder may not wet on this area, but this is not an issue with actual use. There is not difference in mounting strength based on if there is any solder wetting on the lead cut surface. Mounting evaluations implemented by our company is cleared. Refer to "5. 1 Mounting evaluation results of HSNT package (reference values)". When mounting this package on the perimeter of the circuit board, do not subject to any shock during the circuit board splitting process. The package solder connection could be damaged by any vibration or curvature during circuit board splitting. Even if mounted exactly as noted in this user's guide, satisfactory mounting results may not be obtained depending on customer mounting conditions (mounting equipment, circuit board, mask conditions, reflow conditions, solder material, etc.). In such cases, it is necessary to adjust the mounting conditions to achieve the mounting status required by the customer. This user's guide proposes recommended conditions based on our company's evaluation results. 15

HSNT Package User's Guide CMOS IC Application Note 5. Evaluation results of HSNT package 5. 1 Mounting evaluation results of HSNT package (reference values) 16 5. 1. 1 Mounting evaluation results of HSNT package (reference values) Table 3 Mounting Evaluation Results of HSNT Package (Reference Values) Evaluation Item Result Main Condition (1) Solderability (2) Push strength test for soldering joint (3) PCB bending test (constant stress method) (4) PCB bending limit test (step stress method) (5) Drop test (6) Mounting reliability Remark (r/n = 0/5) Wetting time = 3 s or less (r/n = 0/5) HSNT-4(0808) : 20 N HSNT-4(1010) : 22 N HSNT-6(1212) : 40 N Values are reference values. (r/n = 0/5) HSNT-4(0808) : Pass HSNT-4(1010) : Pass HSNT-6(1212) : Pass (r/n = 0/5) HSNT-4(0808) : Pass HSNT-4(1010) : Pass HSNT-6(1212) : Pass (r/n = 0/5) HSNT-4(0808) : Pass HSNT-4(1010) : Pass HSNT-6(1212) : Pass (r/n = 0/22) HSNT-4(0808) : Pass HSNT-4(1010) : Pass HSNT-6(1212) : Pass Wetting Balance Method Solder: Sn-3.0Ag-0.5Cu Solder vat temperature: 245 C Test methods are based on EIAJ ET-7403. Criteria: No peeling, etc., when 10 N pressure is applied for 10 seconds (visual inspection) Reference data: Pressed with jig from side of package to test for breaking strength (Data: n = 5). Bend amount: 1 mm, PCB thickness: 1 mm Repetitions: 5000 Bend span: 90 mm (refer to JEITA ET-7409) Criteria: Resistance value fluctuation must not exceed twice the initial value. Must be without visual defects. Maximum bend amount: 3 mm, PCB thickness: 1 mm Bend span: 90 mm (refer to JEITA ET-7409) Criteria: Resistance value fluctuation must not exceed twice the initial value. Must be without visual defects. HSNT mounting boards are fixed to a 100-g jig. Dropped 16 times from a 170 cm height (6 times on bottom side, 2 times each on the other 5 sides) Drop surface: Concrete or steel plate Criteria: Resistance value fluctuation must not exceed twice the initial value. Must be without visual defects. Temperature cycle: 40 C to 125 C, 1000 cycles Resistance value after testing must not exceed twice the initial value. Must be without visual defects. In tests (3) to (6), a daisy chain was formed in the package to confirm that the resistance value did not increase. <Mounting Evaluation Conditions> Printed circuit board for evaluation Single-sided FR4 Thickness = 1.0 mm Surface processing of mounting land: Gold plating Packages are preprocessed before each test (before PCB mounting). Preconditioning = 105 C, 100%, 1.2 atm, 8 hours Print mask Mask thickness: 100 m Aperture ratio: Refer to "3. 1 Recommended land dimensions and recommended mask aperture dimensions". Reflow conditions Refer to "5. 1. 2 Reflow profile for HSNT package at mounting evaluation" for profile. Atmosphere: Air Solder Composition: Sn-3Ag-0.5Cu Solder particle diameter: 15 m to 25 m

CMOS IC Application Note HSNT Package User's Guide 5. 1. 2 Reflow profile for HSNT package at mounting evaluation Reflow conditions vary depending on factors such as the reflow oven and the specifications of printed circuit board to be used. The following figure shows the reflow profile used by ABLIC Inc. when evaluating mounting. ( C) 250 200 245 C max. 230 C or higher 40 s to 60 s 150 90 s to 120 s 100 50 Figure 16 Reflow Profile for Mounting Evaluation Time (s) 17

HSNT Package User's Guide CMOS IC Application Note 5. 2 Reliability testing results of HSNT package 5. 2. 1 Reliability testing results of HSNT package Table 4 shows some reliability testing results of the HSNT package. Reliability testing results for each product can be downloaded from our company's website. Select desired series names on the "Datasheet Search" page. Table 4 Reliability Testing Results of HSNT Package Test Item Test Condition Criteria Result High temperature storage Ta = 150 C, 1000 h Pass Low temperature storage Ta = 65 C, 1000 h Pass Temperature cycle (gas phase) Ta = 150 C 65 C, Must meet product 30 minutes each, 200 cycles standards. Pass Thermal shock (liquid phase) Ta = 150 C 65 C, 5 minutes each, 100 cycles Pass Solder thermal resistance (reflow) T = 260 C max., 10 s, 3 times (Refer to reflow profile for thermal resistance evaluation) Must meet product standards. Must be without visible defects. Whisker 1 (room temperature storage) Ta = 30 C, RH = 60%, 4000 h Pass Whisker 2 (temperature cycle) Ta = 40 C 85 C, 1500 cycles Whisker length must be Pass Whisker 3 (high-temperature high-humidity 50 m or less. Ta = 55 C, RH = 85%, 4000 h storage) Pass Pass 18

CMOS IC Application Note HSNT Package User's Guide 5. 2. 2 Reflow profile for HSNT package for thermal resistance evaluation Compatible with 260 C max. for up to 10 seconds. ( C) 10 s max. 250 200 150 100 50 260 C max. 217 C or more 60 s to 80 s 90 s 1 C/s to 5 C/s 1 C/s to 3 C/s (217 C to 260 C) Time (s) Figure 17 Reflow Profile for Thermal Resistance Evaluation Remark Preheated parts will actually be a slight slope. 19

HSNT Package User's Guide CMOS IC Application Note 5. 3 Thermal resistance and power dissipation of HSNT package (reference values) 5. 3. 1 Thermal resistance of HSNT-4(0808), HSNT-4(1010) and HSNT-6(1212) when using a JEDEC standard PCB Table 5 HSNT ja Measurement Values Package ja Evaluation PCB HSNT-4(0808) 298 C/W JEDEC standard PCB HSNT-4(1010) 294 C/W 114.3 mm 76.2 mm t1.6 mm HSNT-6(1212) 208 C/W 4 layers 5. 3. 2 Power dissipation of HSNT-4(0808), HSNT-4(1010) and HSNT-6(1212) (1) Power dissipation of HSNT-4(0808) when using a JEDEC Standard PCB 500 Power dissipation (PD) [mw] 400 300 200 100 335 mw 0 0 50 85 100 150 Ambient temperature (Ta) [ C] Figure 18 Power Dissipation of HSNT-4(0808) (JEDEC Standard PCB) 20

CMOS IC Application Note HSNT Package User's Guide (2) Power dissipation of HSNT-4(1010) when using a JEDEC standard PCB 500 Power dissipation (PD) [mw] 400 300 200 100 340 mw 0 0 50 85 100 150 Ambient temperature (Ta) [ C] Figure 19 Power Dissipation of HSNT-4(1010) (JEDEC Standard PCB) (3) Power dissipation of HSNT-6(1212) when using a JEDEC standard PCB 500 480 mw Power dissipation (PD) [mw] 400 300 200 100 0 0 50 85 100 150 Ambient temperature (Ta) [ C] Figure 20 Power Dissipation of HSNT-6(1212) (JEDEC Standard PCB) 21

HSNT Package User's Guide CMOS IC Application Note Package mounting area A = 76.2 mm 1 mm 1 mm B = 114.3 mm PCB front side PCB back side Figure 21 JEDEC STANDARD No.51-7 Compliant Printed Circuit Board Table 6 Item Specification PCB size 76.2 mm 114.3 mm t1.6 mm PCB layer 4 layers Copper foil thickness Layer 1 (front side) and layer 4 (back side) = 70 m Layer 2 and layer 3 = 35 m Copper foil size 74.2 mm 74.2 mm (layer 2 to layer 4) 22

CMOS IC Application Note HSNT Package User's Guide (4) High heat radiation evaluation PCB Figure 22 shows the measurement results of the power dissipation of each HSNT package using high heat radiation PCB (Refer to Figure 23). 1100 1000 HSNT-6(1212) 900 Power dissipation [mw] 800 700 600 500 HSNT-4(1010) HSNT-4(0808) 400 300 0 20 40 60 80 100 Wiring ratio [%] Figure 22 Power Dissipation with High Heat Radiation PCB PCB specifications: Size: 40 mm 40 mm t0.8 mm Wiring ratio: Adjusted by Cu pattern area (Refer to Figure 23) PCB composition: 4 layers (Cu thickness: 50 m / 35 m / 35 m / 50 m) Via: None PCB material: FR-4 Cu pattern Package mounting area PCB dimensions 40 mm Front side Back side 40 mm Layer 1 pattern Layer 2 to layer 4 common patterns Figure 23 High Heat Radiation PCB 23

HSNT Package User's Guide CMOS IC Application Note 6. Marking specifications Marking specifications of the HSNT package are shown below. 6. 1 Marking specifications of HSNT-4(0808) (4) (6) (8) (1) (2) (3) (5) (7) (9) PKG PIN # 1 (1) to (3) : Product code (4), (5) : Year of assembly (bar) (6) to (9) : Month of assembly (bar) Figure 24 Marking Specifications of HSNT-4(0808) 24

CMOS IC Application Note HSNT Package User's Guide 6. 2 Marking specifications of HSNT-4(1010) (6) (8) (10) (1) (2) (3) (7) (9) (11) (4) (5) PKG PIN # 1 (1) to (3) : Product code (4), (5) : Lot No. (6), (7) : Year of assembly (bar) (8) to (11) : Month of assembly (bar) Figure 25 Marking Specifications of HSNT-4(1010) 25

HSNT Package User's Guide CMOS IC Application Note 6. 3 Marking specifications of HSNT-6(1212) (6) (8) (10) (1) (2) (3) (7) (9) (11) (4) (5) PKG PIN # 1 (1) to (3) : Product code (4), (5) : Lot No. (6), (7) : Year of assembly (bar) (8) to (11) : Month of assembly (bar) Figure 26 Marking Specifications of HSNT-6(1212) 26

CMOS IC Application Note HSNT Package User's Guide 7. Packing specifications The reel specifications and packing form of the HSNT package are shown below. 7. 1 Packed units HSNT-4(0808), HSNT-4(1010): HSNT-6(1212): 10000 / reel 5000 / reel 7. 2 Embossed tape specifications 7. 2. 1 Tape drawing of HSNT-4(0808) 1.5 +0.1 0 2.0±0.05 4.0±0.05 1.75±0.1 0.25±0.05 3.5±0.05 5 8.0 +0.3 0.1 0.93±0.05 0.93±0.05 0.5 +0.1 0 2.0±0.05 0.5±0.05 5 2 1 3 4 Feed direction Figure 27 Tape drawing of HSNT-4(0808) 27

HSNT Package User's Guide CMOS IC Application Note 7. 2. 2 Tape drawing of HSNT-4(1010) 1.5 +0.1 0 2.0±0.05 4.0±0.05 1.12±0.05 1.75±0.1 0.25±0.05 3.5±0.05 5 8.0 +0.3 0.1 1.12±0.05 0.5 +0.1 0 2.0±0.05 0.5±0.05 5 2 1 3 4 Feed direction Figure 28 Tape Drawing of HSNT-4(1010) 28

CMOS IC Application Note HSNT Package User's Guide 7. 2. 3 Tape drawing of HSNT-6(1212) 1.5 +0.1 0 2.0±0.05 4.0±0.1 1.75±0.1 0.25±0.05 3.5±0.05 5 8.0 +0.3 0.1 1.32±0.05 0.5 +0.1 0 4.0±0.1 0.50±0.05 1.32±0.05 5 3 1 4 6 Feed direction Figure 29 Tape Drawing of HSNT-6(1212) 29

HSNT Package User's Guide CMOS IC Application Note 7. 3 Reel specifications The reel drawings of HSNT-4(0808), HSNT-4(1010) and HSNT-6(1212) are shown below. φ60 +1.0 0.0 φ180 +0.0 1.5 9.0 +1.0 0.0 11.4±1.0 Enlarged drawing in the central part φ21±0.8 φ13±0.2 2±0.5 (60 ) (60 ) Figure 30 Reel Drawings of HSNT-4(0808), HSNT-4(1010) and HSNT-6(1212) 30

Disclaimers (Handling Precautions) 1. All the information described herein (product data, specifications, figures, tables, programs, algorithms and application circuit examples, etc.) is current as of publishing date of this document and is subject to change without notice. 2. The circuit examples and the usages described herein are for reference only, and do not guarantee the success of any specific mass-production design. ABLIC Inc. is not responsible for damages caused by the reasons other than the products described herein (hereinafter "the products") or infringement of third-party intellectual property right and any other right due to the use of the information described herein. 3. ABLIC Inc. is not responsible for damages caused by the incorrect information described herein. 4. Be careful to use the products within their specified ranges. Pay special attention to the absolute maximum ratings, operation voltage range and electrical characteristics, etc. ABLIC Inc. is not responsible for damages caused by failures and / or accidents, etc. that occur due to the use of the products outside their specified ranges. 5. When using the products, confirm their applications, and the laws and regulations of the region or country where they are used and verify suitability, safety and other factors for the intended use. 6. When exporting the products, comply with the Foreign Exchange and Foreign Trade Act and all other export-related laws, and follow the required procedures. 7. The products must not be used or provided (exported) for the purposes of the development of weapons of mass destruction or military use. ABLIC Inc. is not responsible for any provision (export) to those whose purpose is to develop, manufacture, use or store nuclear, biological or chemical weapons, missiles, or other military use. 8. The products are not designed to be used as part of any device or equipment that may affect the human body, human life, or assets (such as medical equipment, disaster prevention systems, security systems, combustion control systems, infrastructure control systems, vehicle equipment, traffic systems, in-vehicle equipment, aviation equipment, aerospace equipment, and nuclear-related equipment), excluding when specified for in-vehicle use or other uses. Do not apply the products to the above listed devices and equipments without prior written permission by ABLIC Inc. Especially, the products cannot be used for life support devices, devices implanted in the human body and devices that directly affect human life, etc. Prior consultation with our sales office is required when considering the above uses. ABLIC Inc. is not responsible for damages caused by unauthorized or unspecified use of our products. 9. Semiconductor products may fail or malfunction with some probability. The user of the products should therefore take responsibility to give thorough consideration to safety design including redundancy, fire spread prevention measures, and malfunction prevention to prevent accidents causing injury or death, fires and social damage, etc. that may ensue from the products' failure or malfunction. The entire system must be sufficiently evaluated and applied on customer's own responsibility. 10. The products are not designed to be radiation-proof. The necessary radiation measures should be taken in the product design by the customer depending on the intended use. 11. The products do not affect human health under normal use. However, they contain chemical substances and heavy metals and should therefore not be put in the mouth. The fracture surfaces of wafers and chips may be sharp. Be careful when handling these with the bare hands to prevent injuries, etc. 12. When disposing of the products, comply with the laws and ordinances of the country or region where they are used. 13. The information described herein contains copyright information and know-how of ABLIC Inc. The information described herein does not convey any license under any intellectual property rights or any other rights belonging to ABLIC Inc. or a third party. Reproduction or copying of the information from this document or any part of this document described herein for the purpose of disclosing it to a third-party without the express permission of ABLIC Inc. is strictly prohibited. 14. For more details on the information described herein, contact our sales office. 2.0-2018.01 www.ablicinc.com