SnAgCu Solder Joint Fragility Peter Borgesen

Similar documents
Advanced SMT Laboratory and Technology Excellence Center

Improve SMT Assembly Yields Using Root Cause Analysis in Stencil Design

Study on Solder Joint Reliability of Fine Pitch CSP

A review of the challenges and development of. the electronics industry

Improve SMT Assembly Yields Using Root Cause Analysis in Stencil Design

inemi Statement of Work (SOW) Board Assembly TIG inemi Solder Paste Deposition Project

ITRI Project on Electroless Nickel / Immersion Gold Joint Cracking

What the Designer needs to know

APPLICATION NOTE 6381 ORGANIC LAND GRID ARRAY (OLGA) AND ITS APPLICATIONS

Practical Solutions for Successful Pb-Free Soldering. Brian Allder Qualitek-Europe

What Can No Longer Be Ignored In Today s Electronic Designs. Presented By: Dale Lee

Leiterplattenoberflächen im Fokus

Transition to Lead Free Electronics Assembly Case Study Part II Product Reliability and Forced Rework

Improve SMT Assembly Yields Using Root Cause Analysis in Stencil Design

Application Note 5026

AN5046 Application note

International Conference on Soldering and Reliability 2011 (ICSR 2011) Toronto, Ontario, Canada 4-6 May 2011 ISBN:

HOW DOES PRINTED SOLDER PASTE VOLUME AFFECT SOLDER JOINT RELIABILITY?

mcube LGA Package Application Note

TOLERANCE FORGOTTEN: IMPACTS OF TODAY S COMPONENT PACKAGING AND COPPER ROUTING ON ELECTRONIC

!"#$%&'()'*"+,+$&#' ' '

Broadband Printing: The New SMT Challenge

mcube WLCSP Application Note

A Technique for Improving the Yields of Fine Feature Prints

DOES PCB PAD FINISH AFFECT VOIDING LEVELS IN LEAD-FREE ASSEMBLIES?

HKPCA Journal No. 10. Wetting of Fresh and Aged Immersion Tin and Silver Surface Finishes by Sn/Ag/Cu Solder. Minna Arra Flextronics Tampere, Finland

Copper Dissolution: Just Say No!

BGA/CSP Re-balling Bob Doetzer Circuit Technology Inc.

inemi Statement of Work (SOW) Packaging TIG Primary Factors in Component Warpage

IEEE ECTC June 4, 2004, Las Vegas, Nevada

Application Note AN-1011

AND8081/D. Flip Chip CSP Packages APPLICATION NOTE

Laser Solder Attach for Optoelectronics Packages

Critical Issues on the Way to RoHS Conformity

Assembly Instructions for SCC1XX0 series

Application Note. Soldering Guidelines for Module PCB Mounting Rev 13

Assembly Instructions for SCA6x0 and SCA10x0 series

Challenges of Evolving Technology in the Workplace. Tips. Bubba Powers. Board Density. Best Rework Soldering Practices. Power. Substrates.

Printing and Assembly Challenges for QFN Devices

Thermal Cycling and Fatigue

BOARD DESIGN, SURFACE MOUNT ASSEMBLY AND BOARD LEVEL RELIABILITY ASPECTS OF FUSIONQUAD TM PACKAGES

Automotive Devices: Quad No- Lead (QFN) Technology with Inspectable Solder Connections

Optoelectronics Packaging Research at UIC. Peter Borgesen, Ph.D. Project Manager

Ultra-Low Voiding Halogen-Free No-Clean Lead-Free Solder Paste for Large Pads

Flip-Chip PBGA Package ConstructionÑ Assembly and Board-Level Reliability

The SMART Group PPM Monitoring Launch Seminar. Bob Willis SMART Group Technical Director

Selective Soldering for Interconnection Technology Used in Enterprise Communication Apparatuses

AN-5067 PCB Land Pattern Design and Surface Mount Guidelines for MLP Packages

Technology Development & Integration Challenges for Lead Free Implementation. Vijay Wakharkar. Assembly Technology Development Intel Corporation

Bob Willis Process Guides

BGA (Ball Grid Array)

B. Flip-Chip Technology

SMT Troubleshooting. Typical SMT Problems For additional process solutions, please refer to the AIM website troubleshooting guide

AND8211/D. Board Level Application Notes for DFN and QFN Packages APPLICATION NOTE

Electroless Bumping for 300mm Wafers

Transistor Installation Instructions

S3X58-M High Reliability Lead Free Solder Paste. Technical Information. Koki no-clean LEAD FREE solder paste.

High Efficient Heat Dissipation on Printed Circuit Boards. Markus Wille, R&D Manager, Schoeller Electronics Systems GmbH

HOW DOES SURFACE FINISH AFFECT SOLDER PASTE PERFORMANCE?

Engineering Manual LOCTITE GC 10 T3 Solder Paste

SESUB - Its Leadership In Embedded Die Packaging Technology

An Investigation into Lead-Free Low Silver Cored Solder Wire for Electronics Manufacturing Applications

WLP User's Guide. CMOS IC Application Note. Rev.1.0_03. ABLIC Inc., 2014

Is Now Part of To learn more about ON Semiconductor, please visit our website at

SMT Assembly Considerations for LGA Package

Handling and Processing Details for Ceramic LEDs Application Note

Lead-free Hand Soldering Ending the Nightmares

Assembly Guidelines Sterling Silver & MacStan Immersion Tin Coated PCB s

CeraDiodes. Soldering directions. Date: July 2014

PKF series. General information. PKF series

Getting the FLI Lead Out. Thomas J. De Bonis Assembly & Test Technology Development Technology and Manufacturing Group

Is Now Part of To learn more about ON Semiconductor, please visit our website at

Is Now Part of To learn more about ON Semiconductor, please visit our website at

THE ANALYSIS OF SOLDER PREFORMS IN SURFACE MOUNT ASSEMBLY

Additional Information, DS3, May General Recommendations for Assembly of Infineon Packages

High Reliability and High Temperature Application Solution Solder Joint Encapsulant Paste

SFC3.3-4 Low Voltage ChipClamp ΤΜ Flip Chip TVS Diode Array

POSSUM TM Die Design as a Low Cost 3D Packaging Alternative

Is Now Part of To learn more about ON Semiconductor, please visit our website at

DESIGN AND PROCESS DEVELOPMENT FOR THE ASSEMBLY OF PASSIVE COMPONENTS

Chemnitzer Seminar System Integration Technologies. Solder Jetting, Rework & electroless UBM Deposition

TCLAD: TOOLS FOR AN OPTIMAL DESIGN

FILL THE VOID III. Tony Lentz FCT Assembly Greeley, CO, USA

SOLDERABLE ANISOTROPIC CONDUCTIVE ADHESIVES FOR 3D PACKAGE APPLICATIONS

High Density Packaging User Group International

on Soldering and Reliability

Design and Assembly Process Implementation for BGAs

To See is to Survive!

TABLE 1 ACTION ITEMS

!"#$%&'()'*"+,+$&#' ' '

BEYOND RoHS: EFFORTS TO STRENGTHEN THE ELECTRONICS MANUFACTURING SUPPLY CHAIN

Is Now Part of To learn more about ON Semiconductor, please visit our website at

Multinationals in Israel High-Tech R&D and Manufacturing

Advances in stacked-die packaging

Flip Chips. FA10-200x200 FA10-400x400 FA10-600x x 200 mils 400 x 400 mils

Surface Mount Header Assembly Employs Capillary Action

Reliability of Solder Joint Quality on J-Lead Oscillators Using HALT with Lead and Lead Free Compositions

Organic Packaging Substrate Workshop Overview

inemi Statement of Work (SOW) Medical TIG Qualification Methods for Portable Medical Products

The Role of Flip Chip Bonding in Advanced Packaging David Pedder

Transcription:

SnAgCu Solder Joint Fragility Peter Borgesen

3 M, Agere, Altera, AMD, Amkor, Andrew Corporation, Apple, ASAT, ASE, Astronautics, BAE, Benchmark Electronics, Biotronik, Boeing, CALCE, Celestica, Circuitnet, Cisco, Cookson Electronics, Dage, Dell, Delphi, EIT, Emerson & Cuming, EPIC, EPSI, Ericsson, Fairchild Semiconductor, Flextronics, Foxconn, Freescale, GE, Global Advanced Packaging Technology, Goodrich Engine Controls, Guidant, Harman/Becker, Henkel Loctite, Honeywell, HP, IBM, Indium, Intel, Invensys, Itron, Jabil, Kimball, Kodak, Kontron, Kyocera, LSI Logic, Lucent, MacDermid, Medtronic, Motorola, MSL, NASA, National Semiconductor, National Starch, Navy, NIST, Nokia, Northrop Grumman Space, Pemstar, Plexus, Qualcomm, Raytheon, Redback Networks, Reptron, Rockwell, SanMina-SCI, Seagate, Sensarray, Siliconware Precision Industries, Smiths Aerospace, Solectron, ST, Sun, Symbol, Texas Instruments, Thales, Tyco Electronics, UIC, Validity Sensors Inc., Visteon Interest 84 companies and government agencies have signed up for meeting or (mostly) web casts, many from several sites.

So What s Up? Transitioning to Pb-free soldering the industry faces a series of uncertainties and concerns. These are already known to include solder pad finish issues. Recent reports suggest that these may be more serious (general) than anticipated: There may not be a safe pad finish? We have been urged to do something about this.

The Concern: Solder Pad Strength We need/prefer bulk solder to be the weakest link when joint is loaded: not here fail here not here However, sometimes it isn t

The Concern: Solder Pad Strength How serious is it if failure occurs within the pad intermetallic structure? In thermal cycling and thermal excursions in service we almost invariable reach flow stress, so a weaker pad structure may fail in a single or few cycles: It has to be stronger load displacement

The Concern: Solder Pad Strength Under mechanical loading (shear test, vibration, drop,...) flow stress is higher, so pad more easily becomes the weakest link. This may not be an immediate problem in service (if load never gets large enough to cause failure). However, if the pad used to be stronger a change of failure mode may indicate ongoing weakening.

SnPb Soldering We are used to ENIG issues: black pad and degradation with temperature/time We have established well-understood, quantitatively predictable degradation mechanism for electrolytic Ni/Au Recent observations on soldering between Ni and Cu-pads have yet to receive much press. Immersion Ag-coated Cu-pads have caused some concerns (immature processes?) Cu-pads (OSP, imm. Sn or HASL coated) have otherwise been viewed as safe as long as solderability was retained (BUT...!)

SnAgCu Soldering Not surprising that ENIG issues are exacerbated: SnAgCu solders less readily and consumes Ni much faster Degradation on electrolytic Ni/Au is expected to be reduced because of higher reflow temperatures. However, new (?) intermetallic structures seem to offer occasional problems. Cu-pads are also not safe : Occasionally severe Kirkendall voiding and other embrittlement mechanism. So far, we have no reason to believe that changing coating on top of Ni or Cu (OSP, imm. Ag, imm. Sn, HASL,...) will resolve issues.

So What s Up? No realistic solder pad finish is certain to be immune to embrittlement mechanisms. Problems remind me of well-known black pad and time/temperature enhanced ENIG degradation: They may be more rare, but we don t know how to safely prevent, screen for, or predict them. We have been urged to address and resolve issues Point of this meeting is to share knowledge, assess level of concern in industry, and if necessary discuss how to proceed.

Who Are We? Surface Mount Technology Laboratory offers technical and process support process development reliability optimization, testing and analysis failure analysis process audits prototyping conducts funded research consortium funded proprietary

SMT Laboratory

Technical and Process Support Reliability Test Thermal cycling (cont. monitor) Thermal shock Liquid-to-liquid thermal shock HAST (biased or unbiased) Humidity / temperature Mechanical testing Topic Expert Failure Analysis Root cause failure analysis Detailed evaluation using a full range of analytical tools Non-destructive analysis Verification via process simulation Conflict mediation

Technical and Process Support Continued Prototyping Goals Use latest equipment to aid contract manufacturers with difficult prototyping challenges Help them duplicate the processes Assemble complex devices involving new components, materials, products, and processes First article build for proof of concept Design review of components and materials Optimization of process parameters Results Several hundred completed on our two state-of-the-art assembly lines in the last 12 months Introduction of new technologies for customers: lead free, flip chip, fine pitch CSP Shorten development cycle and time to market Robust process Process Audits Goals Provide direct, on-site process audits to review materials, processes, components, handling, storage, inspection, and rework procedures Pre-audit activities will involve design reviews and failure analysis Prioritized recommendations will increase yields, reduce rework, and improve reliability Results Many process audits have been performed In general, defects were reduced by 20-40%

Research Activities Applied Research Example: Flip Chip Pacemaker Material selection and process parameters Assistance with board design and process optimization Prototype build of functional pacemakers in the SMT Lab Reliability tests Start of production 05/99 Process Development Example: 0201 Placement Placement of 1.2 million 0201 components with many different process parameters Develop best pad and stencil design Optimize process and design parameter for achievable accuracy Example: Pin-in-Paste PCB thickness Clearance of components, vias, and test points Pin-to-PCB hole clearance Pin size, shape, and length below PCB Component standoff Solder joint volume requirement PCB hole fill percentage Stencil aperture size, shape, and position Screen printer parameter optimization Solder paste selection

Research Consortia Research conducted by UIC in Binghamton, NY Principals invited, but not required, to participate at home and in Binghamton different companies had residents in SMT Lab (for 3 days 4 years) no extra fee Results presented at meetings in March, June, & October in Binghamton via web casts scheduled for Europe, Asia, America in presentations, progress reports, manuals & software tools posted on secure web site distributed on CDs (2003 annual CD has 125 reports & presentations)

Research Consortia Manufacturing process related research UFP Consortium 1992 BGA / DCA Consortium 1995 CSP / DCA Consortium 1997 Area Array Consortium 1999 Area Array Consortium 2000 Area Array Consortium 2001 Area Array Consortium 2002 Area Array Consortium 2003

2004 Area Array Consortium Research 2 nd Level Assembly & Reliability PCB Technology for Lead Free Assembly Lead Free & Mixed Solder Assembly & Reliability Flip Chip Assembly & Reliability Thermal Interface Assembly & Reliability Strong Emphasis on Materials Science

Agenda Tom Gregorich, Qualcomm: Brittle Failure of SAC on Electrolytic Ni/Au Martin Anselm, UIC: Embrittlement of Ni/SnPb/Cu joints Eric Cotts, BU: ENIG & e-ni/au with SnPb. Intermetallics in SAC-joints. Pericles Kondos, UIC: Enhanced 'black pad' sensitivity with SAC soldering? Cheng Chiu, Texas Instruments: Kirkendall voiding in Cu-pads. Don Henderson, IBM: Kirkendall voiding and other embrittlement of Cu-pads. Peter Borgesen, UIC: Kirkendall voiding with SnPb solder. Wayne Jones, UIC: So what's in Cu-pads, and how do we see it? Tom Woodrow, Boeing: High vibration testing of solder joints. Bob Sykes, Dage: Solder Bump Testing. Peter Borgesen, UIC: Summary. What now? Options & Discussion

Questions, etc. 1) Please MUTE your phone until the end. 2) Clarifying questions may be typed in during presentation. 3) You will be instructed on how to use phone during discussion. 4) Questions and comments afterwards: Send me an email (borgesen@uic.com) or call (607-779-7343)

Please help spread the word: Same (re-ordered?) agenda for live web casts next week. Sign-up if you missed part of today, really didn t get it,...? Two of them are timed for Europe/Asia but still open to all: Repeat web casts (US East Coast times) Monday, 9/20/04, 1pm. Lunch break around 3pm. Tuesday, 9/21/04, 10am. Break around 12:30. Wednesday, 9/22/04, 8am (afternoon in Europe) Wednesday, 9/22/04, 9pm (Thursday morning in Asia) Friday, 9/24/04 or Monday, 9/27/04?

NOTE!! 1) Please MUTE your phone!!! 2) Please log off if you are leaving the room for more than a few minutes: We are paying per link per minute. You can always log in again (as long as we are).