74CB3Q General description. 2 Features and benefits. 3 Applications. 4-bit 1-of-2 FET multiplexer/demultiplexer with charge pump

Similar documents
1-of-8 FET multiplexer/demultiplexer. The CBT3251 is characterized for operation from 40 C to +85 C.

74LV32A. 1. General description. 2. Features and benefits. 3. Ordering information. Quad 2-input OR gate

Octal buffer/line driver; inverting; 3-state

Hex buffer with open-drain outputs

10-bit level shifting bus switch with output enable. The CBTD3861 is characterized for operation from 40 C to +85 C.

The 74LVC1G02 provides the single 2-input NOR function.

2-input NAND gate; open drain. The 74LVC1G38 provides a 2-input NAND function.

74HC02; 74HCT General description. 2. Features and benefits. Ordering information. Quad 2-input NOR gate

The 74LVC1G34 provides a low-power, low-voltage single buffer.

74AHC30; 74AHCT30. The 74AHC30; 74AHCT30 provides an 8-input NAND function.

The CBT3306 is characterized for operation from 40 C to +85 C.

16-bit buffer/line driver; 3-state

74CBTLV General description. 2. Features and benefits. 2-bit bus switch

Hex non-inverting HIGH-to-LOW level shifter

1-of-2 decoder/demultiplexer

74HC11; 74HCT General description. 2. Features and benefits. 3. Ordering information. Triple 3-input AND gate

74HC86; 74HCT86. Quad 2-input EXCLUSIVE-OR gate

74HC4075; 74HCT General description. 2. Features and benefits. Ordering information. Triple 3-input OR gate

Quad 2-input NAND buffer (open collector) The 74F38 provides four 2-input NAND functions with open-collector outputs.

74HC540; 74HCT540. Octal buffer/line driver; 3-state; inverting

74HC4002; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NOR gate

Dual 1-of-4 FET multiplexer/demultiplexer. 1OE, 2OE, S0, and S1 select the appropriate B output for the A-input data.

Inverter with open-drain output. The 74LVC1G06 provides the inverting buffer.

74CBTLV1G125. The 74CBTLV1G125 provides a single high-speed line switch. The switch is disabled when the output enable (OE) input is high.

CBT3245A. 1. General description. 2. Features and benefits. 3. Ordering information. Octal bus switch

74AHC1G4212GW. 12-stage divider and oscillator

Hex inverting HIGH-to-LOW level shifter

74LVC1G07-Q100. Buffer with open-drain output. The 74LVC1G07-Q100 provides the non-inverting buffer.

Dual inverting buffer/line driver; 3-state

74HC9114; 74HCT9114. Nine wide Schmitt trigger buffer; open drain outputs; inverting

74AHC1G32; 74AHCT1G32

74AHC1G08; 74AHCT1G08

74CBTLVD bit level-shifting bus switch with output enable

Triple buffer with open-drain output. The 74LVC3G07 provides three non-inverting buffers.

Quad 2-input EXCLUSIVE-NOR gate

Single D-type flip-flop; positive-edge trigger. The 74LVC1G79 provides a single positive-edge triggered D-type flip-flop.

Dual non-inverting Schmitt trigger with 5 V tolerant input

Quad 2-input EXCLUSIVE-NOR gate

74LVC1G General description. 2. Features and benefits. Single 2-input multiplexer

The 74LVT04 is a high-performance product designed for V CC operation at 3.3 V. The 74LVT04 provides six inverting buffers.

74HC7540; 74HCT7540. Octal Schmitt trigger buffer/line driver; 3-state; inverting

74HC03; 74HCT03. Quad 2-input NAND gate; open-drain output

Single Schmitt trigger buffer

74AHC1G04; 74AHCT1G04

Low-power configurable multiple function gate

74AHC1G79; 74AHCT1G79

HEF4002B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Dual 4-input NOR gate

Hex inverting buffer; 3-state

Quad 2-input EXCLUSIVE-NOR gate

Octal bus switch with quad output enables

Quad R/S latch with 3-state outputs

74HC04; 74HCT04. Temperature range Name Description Version 74HC04D 40 C to +125 C SO14 plastic small outline package; 14 leads; body width 74HCT04D

74AHC374-Q100; 74AHCT374-Q100

HEF4001B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Quad 2-input NOR gate

74HC240; 74HCT240. Octal buffer/line driver; 3-state; inverting

74HC245; 74HCT245. Octal bus transceiver; 3-state

Octal buffer/driver with parity; non-inverting; 3-state

Quad single-pole single-throw analog switch

74AHC1G00; 74AHCT1G00

74CBTLV General description. 2. Features and benefits. 24-bit bus switch

74HC377; 74HCT General description. 2. Features and benefits. 3. Ordering information

Hex non-inverting precision Schmitt-trigger

74AHC1G79-Q100; 74AHCT1G79-Q100

4-bit bidirectional universal shift register

20-bit bus interface D-type latch; 3-state

LOCMOS (Local Oxidation CMOS) to DTL/TTL converter HIGH sink current for driving two TTL loads HIGH-to-LOW level logic conversion

10-stage divider and oscillator

12-stage shift-and-store register LED driver

16-channel analog multiplexer/demultiplexer

74LVT125; 74LVTH General description. 2. Features and benefits. 3.3 V quad buffer; 3-state

74AHC1G02-Q100; 74AHCT1G02-Q100

LOCMOS (Local Oxidation CMOS) to DTL/TTL converter HIGH sink current for driving two TTL loads HIGH-to-LOW level logic conversion

74ABT General description. 2. Features and benefits. 3. Ordering information. Dual D-type flip-flop with set and reset; positive edge-trigger

The 74LVC00A provides four 2-input NAND gates.

Low-power configurable multiple function gate

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state. The 74HC574; 74HCT574 is functionally identical to:

Buffers with open-drain outputs. The 74LVC2G07 provides two non-inverting buffers.

74LVCH16541A. 16-bit buffer/line driver; 3-state

Quad 2-input NAND Schmitt trigger

74LVC2G General description. 2. Features and benefits. Dual 10 single-pole double-throw analog switch

74AHC2G08; 74AHCT2G08

4-bit bidirectional universal shift register

HEF4049B-Q General description. 2. Features and benefits. 3. Applications. Hex inverting buffers

Octal buffers with 3-state outputs

74LVC16244A-Q100; 74LVCH16244A-Q100

74ALVC16245; 74ALVCH16245

Bus buffer/line driver; 3-state

74HC4040; 74HCT stage binary ripple counter

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

74ALVC bit dual supply translating transceiver; 3-state. This device can be used as two 8-bit transceivers or one 16-bit transceiver.

1-of-4 decoder/demultiplexer

74HC595; 74HCT General description. 2. Features and benefits. 3. Applications

Low-power dual supply buffer/line driver; 3-state

HEF4069UB-Q General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Hex inverter

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Quad 2-input NAND Schmitt trigger

3.3 V octal transceiver with direction pin (3-state) The 74LVT245 is a high-performance BiCMOS product designed for V CC operation at 3.3 V.

74HCT General description. 2. Features and benefits. 3. Ordering information. Dual non-retriggerable monostable multivibrator with reset

18-bit bus-interface D-type latch; 3-State

Dual 4-bit static shift register

Transcription:

Rev. 1 14 August 2017 Product data sheet 1 General description 2 Features and benefits 3 Applications The is a quad high-bandwidth single-pole, double-throw FET bus switch. The device features one select input (S) and one output enable input (OE). The switch is disabled when the OE input is HIGH. An internal charge-pump increases the gate voltage of the NMOS pass transistor. The result is improved R ON and R ON(flat) performance and the ability to switch 5 V signals when V CC = 3.3 V. Wide supply voltage range from 2.3 V to 3.6 V Overvoltage switching on switch ports: 0 V to 5 V switching with V CC = 2.5 V 0 V to 5 V switching with V CC = 3.3 V 4 Ω (typical) ON resistance 3.5 pf (typical) OFF-state capacitance High bandwidth 0.5 GHz (maximum) Low input/output capacitance minimizes loading and signal distortion Fast switching frequency f max = 20 MHz (maximum) Low power consumption I CC = 0.4 ma (typical) Control inputs can be driven by TTL or 5 V/3.3 V CMOS outputs I OFF supports partial power-down mode operation Latch-up performance exceeds 100 ma per JESD 78E Class II Level A ESD protection: HBM ANSI/ESDA/JEDEC JS-001-2012 Class 2 exceeds 2 kv CDM JESD22-C101F exceeds 1000 V Specified from -40 C to +85 C Communication infrastructure Bus isolation Memory interleaving Sensor multiplexing

4 Ordering information Table 1. Ordering information Type number Package Temperature range Name Description Version PW -40 C to +85 C TSSOP16 plastic thin shrink small outline package; 16 leads; body width 4.4 mm BQ -40 C to +85 C DHVQFN16 plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 x 3.5 x 0.85 mm SOT403-1 SOT763-1 5 Functional diagram 1A 1B1 1B2 2A 2B1 2B2 3A 3B1 3B2 4A 4B1 4B2 S OE aaa-027232 Figure 1. Logic symbol All information provided in this document is subject to legal disclaimers. Nexperia B.V. 2017. All rights reserved. 2 / 17

nb1 na nb2 CHARGE PUMP S OE CONTROLLOGIC aaa-027233 Figure 2. Logic diagram (one switch) 6 Pinning information 6.1 Pinning terminal 1 index area S VCC 1B1 1 16 2 15 OE S 1 16 V CC 1B2 3 14 4B1 1B1 2 15 OE 1A 4 13 4B2 1B2 3 14 4B1 2B1 5 12 4A 1A 2B1 2B2 4 5 6 13 12 11 4B2 4A 3B1 2B2 2A 6 GND (1) 11 7 10 8 9 3B1 3B2 2A GND 7 8 10 9 3B2 3A GND 3A aaa-027235 aaa-027234 Transparent top view (1) This is not a supply pin. The substrate is attached to this pad using conductive die attach material. There is no electrical or mechanical requirement to solder this pad.however, if it is soldered, the solder land should remain floating or be connected to GND. Figure 3. Pin configuration TSSOP16 (SOT403-1) Figure 4. Pin configuration for DHVQFN16 (SOT763-1) All information provided in this document is subject to legal disclaimers. Nexperia B.V. 2017. All rights reserved. 3 / 17

6.2 Pin description Table 2. Pin description Symbol Pin Description S 1 select input 1B1 2 independent input or output 1B2 3 independent input or output 1A 4 common output or input 2B1 5 independent input or output 2B2 6 independent input or output 2A 7 common output or input GND 8 ground (0 V) 3A 9 common output or input 3B2 10 independent input or output 3B1 11 independent input or output 4A 12 common output or input 4B2 13 independent input or output 4B1 14 independent input or output OE 15 output enable input (active-low) V CC 16 supply voltage 7 Functional description Table 3. Function table H = HIGH voltage level; L = LOW voltage level; X = don t care; Z = high-impedance OFF-state. Input Channel on S OE L L na = nb1 H L na = nb2 X H Z (switch off) All information provided in this document is subject to legal disclaimers. Nexperia B.V. 2017. All rights reserved. 4 / 17

8 Limiting values Table 4. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Max Un it V CC supply voltage -0.5 +4.6 V V I input voltage S, OE input V SW switch voltage [1] [2] -0.5 +7.0 V -0.5 +7.0 V I IK input clamping current V I < -0.5 V -50 - ma I SK switch clamping current V I < -0.5 V -50 - ma I SW switch current - ±120 ma I CC supply current - +100 ma I GND ground current -100 - ma T stg storage temperature -65 +150 C P tot total power dissipation T amb = -40 C to +85 C [3] - 500 mw [1] The minimum input voltage rating may be exceeded if the input current rating is observed. [2] The minimum and maximum switch voltage ratings may be exceeded if the switch clamping current rating is observed. [3] For TSSOP16 package: P tot derates linearly with 5.5 mw/k above 60 C. For DHVQFN16 package: P tot derates linearly with 4.5 mw/k above 60 C. 9 Recommended operating conditions Table 5. Recommended operating conditions Symb ol Parameter Conditions Min Max Unit V CC supply voltage 2.3 3.6 V V I input voltage S, OE input 0 5.5 V V SW switch voltage 0 5.5 V T amb ambient temperature -40 +85 C Δt/ΔV input transition rise and fall rate S, OE input V CC = 2.3 V to 2.7 V 0 20 ns/v V CC = 2.7 V to 3.6 V 0 10 ns/v All information provided in this document is subject to legal disclaimers. Nexperia B.V. 2017. All rights reserved. 5 / 17

10 Static characteristics Table 6. Static characteristics At recommended operating conditions; voltages are referenced to GND (ground 0 V). Symbol Parameter Conditions T amb = 25 C T amb =-40 C to +85 C Unit Min Typ [1] Max Min Max V IH V IL V IK I I I OFF I S(OFF) HIGH-level input voltage LOW-level input voltage input clamping voltage input leakage current power-off leakage current OFF-state leakage current V CC = 2.3 V to 2.7 V - - - 1.7 - V V CC = 2.7 V to 3.6 V - - - 2 - V V CC = 2.3 V to 2.7 V - - - - 0.7 V V CC = 2.7 V to 3.6 V - - - - 0.8 V na, nbn; V CC = 3.6 V; I I = -18 ma - - - - -1.8 V S, OE; V CC = 3.6 V; V I = GND to 5.5 V per pin; V CC = 0 V; V SW or V I = 0 V to 5.5 V - - - - ±1 μa - - - - ±1 μa na, nbn; V CC = 3.6 V; see Figure 5 - - - - ±1 μa I CC supply current V I = GND or V CC ; I O = 0 A; V SW = GND or V CC ; V CC = 3.6 V ΔI CC C I C S(OFF) C S(ON) additional supply current input capacitance OFF-state capacitance ON-state capacitance - 0.4 - - 0.6 ma S, OE; V CC = 3.6 V; one input at - - - - 30 μa 3 V, other inputs at GND or V CC V CC = 3.3 V; V SW = GND or V CC ; V I = 0 V, 3.3 V, 5,5 V S, OE - 2.5 - - 3.5 pf V CC = 3.3 V; V SW = 0 V, 3.3 V, 5.5 V na - 5.5 - - 7 pf nbn - 3.5 - - 5 pf V CC = 3.3 V; V SW = 0 V, 3.3 V, 5.5 V na, nbn - 10.5 - - 13 pf [1] Typical values are measured at V CC = 3.3 V unless otherwise specified. All information provided in this document is subject to legal disclaimers. Nexperia B.V. 2017. All rights reserved. 6 / 17

10.1 Test circuit and graph 10 aaa-027237 V CC I CC (ma) 8 V IL or V IH S 6 (1) na nbn I S OE GND 4 (2) V IH 2 VI VO aaa-027236 0 0 4 8 12 16 20 f i (MHz) V I = 5.5 V or GND and V O = GND or 5.5 V Figure 5. Test circuit for measuring OFF-state leakage current (one channel) T amb = 25 C; V CC = 3.3 V; na and nbn not connected. (1) S input switching (50% duty cycle) (2) OE input switching (50% duty cycle) Figure 6. Typical supply current as function of (S, OE) input frequency 10.2 ON resistance Table 7. ON resistance At recommended operating conditions; voltages are referenced to GND (ground = 0 V); for test circuit see Figure 7. Symbol Parameter Conditions T amb = 25 C T amb = -40 C to +85 C Unit Min Typ Max Min Max R ON ON resistance V CC = 2.3 V; see Figure 8 V I = 0 V; I SW = 30 ma [1] - 4 - - 8 Ω V I = 1.7 V; I SW = -15 ma [1] - 4.4 - - 9 Ω V CC = 3.0 V; see Figure 8 V I = 0 V; I SW = 30 ma [2] - 4 - - 6 Ω V I = 2.4 V; I SW = -15 ma [2] - 4.7 - - 8 Ω [1] Typical values are measured at V CC = 2.5 V. [2] Typical values are measured at V CC = 3.3 V. All information provided in this document is subject to legal disclaimers. Nexperia B.V. 2017. All rights reserved. 7 / 17

10.3 ON resistance test circuit and graph 16 aaa-027239 V SW R ON (Ω) V CC 12 V IL or V IH S na nbn 8 (1) V IL OE GND 4 (2) VI ISW aaa-027238 0 0 1 2 3 4 5 V I (V) R ON = V SW / I SW T amb = 25 C (1) V CC = 2.5 V (2) V CC = 3.3 V Figure 7. Test circuit for measuring ON resistance (one channel) Figure 8. Typical ON resistance as a function of input voltage 11 Dynamic characteristics Table 8. Dynamic characteristics At recommended operating conditions; voltages are referenced to GND (ground = 0 V); for test circuit, see Figure 11. Symbol Parameter t pd propagation delay Conditions na to nbn or nbn to na; see Figure 9 T amb = -40 C to +85 C Min Max V CC = 2.3 V to 2.7 V - 0.12 ns V CC = 3.0 V to 3.6 V - 0.20 ns S to na; see Figure 9 V CC = 2.3 V to 2.7 V 1.5 6.5 ns V CC = 3.0 V to 3.6 V 1.5 5.5 ns [1] [2] [1] Unit All information provided in this document is subject to legal disclaimers. Nexperia B.V. 2017. All rights reserved. 8 / 17

Symbol Parameter Conditions T amb = -40 C to +85 C Unit Min Max t en enable time OE to na, nbn; see Figure 10 [1] V CC = 2.3 V to 2.7 V 1.5 6.5 ns V CC = 3.0 V to 3.6 V 1.5 5.5 ns S to nbn; see Figure 10 [1] V CC = 2.3 V to 2.7 V 1.5 6.5 ns V CC = 3.0 V to 3.6 V 1.5 5.5 ns t dis disable time OE to na, nbn; see Figure 10 [1] V CC = 2.3 V to 2.7 V 1.0 6.0 ns V CC = 3.0 V to 3.6 V 1.0 6.0 ns S to nbn; see Figure 10 [1] f max maximum frequency V CC = 2.3 V to 2.7 V 1.0 6.0 ns V CC = 3.0 V to 3.6 V 1.0 6.0 ns S, OE; V O > V CC ; V I = 5 V; R L 1 MΩ; C L = 0 pf V CC = 2.3 V to 2.7 V - 10 MHz V CC = 3.0 V to 3.6 V - 20 MHz [1] t pd is the same as t PLH and t PHL. t en is the same as t PZL and t PZH. t dis is the same as t PLZ and t PHZ. [2] The propagation delay is the calculated RC time constant of the typical ON resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance). 11.1 Waveforms and test circuit V I input 0 V t PHL t PLH V OH output V OL 001aai367 Measurement points are given in Table 9. Logic levels: V OL and V OH are typical output voltage levels that occur with the output load. Figure 9. The data input (na or nbn) to output (nbn or na) propagation delays All information provided in this document is subject to legal disclaimers. Nexperia B.V. 2017. All rights reserved. 9 / 17

V I S, OE input GND t PLZ t PZL output LOW-to-OFF OFF-to-LOW V CC V OL V X t PHZ t PZH V OH output HIGH-to-OFF OFF-to-HIGH GND Measurement points are given in Table 9. switch enabled V Y switch disabled Logic levels: V OL and V OH are typical output voltage levels that occur with the output load. Figure 10. Enable and disable times switch enabled aaa-027240 Table 9. Measurement points Supply voltage Input Output V CC V X V Y 2.3 V to 2.7 V 0.5 V CC 0.5 V CC V OL + 0.15 V V OH - 0.15 V 3.0 V to 3.6 V 0.5 V CC 0.5 V CC V OL + 0.3 V V OH - 0.3 V All information provided in this document is subject to legal disclaimers. Nexperia B.V. 2017. All rights reserved. 10 / 17

t W V I negative pulse 0 V 90 % 10 % t f t r t r t f V I positive pulse 0 V 10 % 90 % t W V EXT V CC G V I DUT V O RL RT CL RL 001aae331 Test data is given in Table 10. Definitions for test circuit: R L = Load resistance. C L = Load capacitance including jig and probe capacitance. R T = Termination resistance should be equal to the output impedance Z o of the pulse generator. V EXT = External voltage for measuring switching times. Figure 11. Test circuit for measuring switching times Table 10. Test data Supply voltage Input Load V EXT V CC V I t r, t f C L R L t PLH, t PHL t PLZ, t PZL t PZH, t PHZ 2.3 V to 2.7 V V CC 2.5 ns 30 pf 500 Ω open 2 V CC GND 3.0 V to 3.6 V V CC 2.5 ns 50 pf 500 Ω open 2 V CC GND All information provided in this document is subject to legal disclaimers. Nexperia B.V. 2017. All rights reserved. 11 / 17

12 Package outline TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm SOT403-1 D E A X c y H E v M A Z 16 9 pin 1 index A 2 A 1 Q (A ) 3 A θ 1 8 e b p w M L detail X L p 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) A UNIT A 1 A 2 A 3 b p c D (1) E (2) e H (1) E L L p Q v w y Z max. mm 1.1 0.15 0.05 0.95 0.80 0.25 0.30 0.19 0.2 0.1 5.1 4.9 4.5 4.3 0.65 6.6 6.2 1 0.75 0.50 0.4 0.3 0.2 0.13 0.1 0.40 0.06 θ o 8 o 0 Notes 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION SOT403-1 REFERENCES IEC JEDEC JEITA MO-153 EUROPEAN PROJECTION ISSUE DATE 99-12-27 03-02-18 Figure 12. Package outline SOT403-1 (TSSOP16) All information provided in this document is subject to legal disclaimers. Nexperia B.V. 2017. All rights reserved. 12 / 17

DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 x 3.5 x 0.85 mm SOT763-1 D B A E A A1 c terminal 1 index area detail X terminal 1 index area e 1 e b 2 7 v M w M C C A B y 1 C C y L 1 8 E h e 16 9 15 10 D h X 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) UNIT A (1) max. A1 b c D (1) D h E (1) Eh e e1 L v w y y 1 mm 1 0.05 0.00 0.30 0.18 0.2 3.6 3.4 2.15 1.85 2.6 2.4 1.15 0.85 0.5 2.5 0.5 0.3 0.1 0.05 0.05 0.1 Note 1. Plastic or metal protrusions of 0.075 mm maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEITA SOT763-1 - - - MO-241 - - - EUROPEAN PROJECTION ISSUE DATE 02-10-17 03-01-27 Figure 13. Package outline SOT763-1 (DHVQFN16) All information provided in this document is subject to legal disclaimers. Nexperia B.V. 2017. All rights reserved. 13 / 17

13 Abbreviations Table 11. Abbreviations Acronym Description CDM CMOS ESD HBM Charged Device Model Complementary Metal Oxide Semiconductor ElectroStatic Discharge Human Body Model 14 Revision history Table 12. Revision history Document ID Release date Data sheet status Change notice Supersedes v.1 20170814 Product data sheet - - All information provided in this document is subject to legal disclaimers. Nexperia B.V. 2017. All rights reserved. 14 / 17

15 Legal information 15.1 Data sheet status Document status [1][2] Product status [3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [1] Please consult the most recently issued document before initiating or completing a design. [2] The term 'short data sheet' is explained in section "Definitions". [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com. 15.2 Definitions Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. Product specification The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet. 15.3 Disclaimers Limited warranty and liability Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia. In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia. Right to make changes Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer s own risk. Applications Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer s sole responsibility to determine whether the Nexperia product is suitable and fit for the customer s applications and products planned, as well as for the planned application and use of customer s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer s applications or products, or the application or use by customer s third party customer(s). Customer is responsible for doing all necessary testing for the customer s applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer s third party customer(s). Nexperia does not accept any liability in this respect. Limiting values Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. Terms and conditions of commercial sale Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer s general terms and conditions with regard to the purchase of Nexperia products by customer. No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Export control This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities. All information provided in this document is subject to legal disclaimers. Nexperia B.V. 2017. All rights reserved. 15 / 17

Non-automotive qualified products Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer s own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications. Translations A non-english (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions. 15.4 Trademarks Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. All information provided in this document is subject to legal disclaimers. Nexperia B.V. 2017. All rights reserved. 16 / 17

Contents 1 General description... 1 2 Features and benefits...1 3 Applications...1 4 Ordering information... 2 5 Functional diagram...2 6 Pinning information... 3 6.1 Pinning...3 6.2 Pin description... 4 7 Functional description...4 8 Limiting values...5 9 Recommended operating conditions... 5 10 Static characteristics...6 10.1 Test circuit and graph...7 10.2 ON resistance...7 10.3 ON resistance test circuit and graph... 8 11 Dynamic characteristics...8 11.1 Waveforms and test circuit... 9 12 Package outline...12 13 Abbreviations... 14 14 Revision history... 14 15 Legal information...15 Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'. Nexperia B.V. 2017. All rights reserved. For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 14 August 2017 Document identifier: