Multilevel Current Source Inverter Based on Inductor Cell Topology

Similar documents
RECENT development of high-performance semiconductor

Generalized Multilevel Current-Source PWM Inverter with No-Isolated Switching Devices

When N= 2, We get nine level output current waveform And N th inductor cell ILc (i) is expressed as I. (2) Where i=1, 2, 3 N i

A Battery-less Grid Connected Photovoltaic Power generation using Five-Level Common-Emitter Current-Source Inverter

A Novel Cascaded Multilevel Inverter Using A Single DC Source

International Research Journal of Engineering and Technology (IRJET) e-issn: Volume: 03 Issue: 11 Nov p-issn:

Simulation of Three Phase Cascaded H Bridge Inverter for Power Conditioning Using Solar Photovoltaic System

Enhanced Performance of Multilevel Inverter Fed Induction Motor Drive

A Hybrid Cascaded Multilevel Inverter for Interfacing with Renewable Energy Resources

ANALYSIS OF PWM STRATEGIES FOR Z-SOURCE CASCADED MULTILEVEL INVERTER FOR PHOTOVOLTAIC APPLICATIONS

Phase Shift Modulation of a Single Dc Source Cascaded H-Bridge Multilevel Inverter for Capacitor Voltage Regulation with Equal Power Distribution

Design and Development of Multi Level Inverter

SINGLE PHASE THIRTY ONE LEVEL INVERTER USING EIGHT SWITCHES TOWARDS THD REDUCTION

A Three Phase Seven Level Inverter for Grid Connected Photovoltaic System by Employing PID Controller

Symmetrical Multilevel Inverter with Reduced Number of switches With Level Doubling Network

PERFORMANCE ANALYSIS OF SEVEN LEVEL INVERTER WITH SOFT SWITCHING CONVERTER FOR PHOTOVOLTAIC SYSTEM

A Single-Phase Carrier Phase-shifted PWM Multilevel Inverter for 9-level with Reduced Switching Devices

THREE-LEVEL COMMON-EMITTER CURRENT-SOURCE POWER INVERTER WITH SIMPLIFIED DC CURRENT-SOURCE GENERATION

Multilevel Inverter with Coupled Inductors with Sine PWM Techniques

ADVANCES in NATURAL and APPLIED SCIENCES

Australian Journal of Basic and Applied Sciences. Simulation and Analysis of Closed loop Control of Multilevel Inverter fed AC Drives

Voltage Unbalance Elimination in Multilevel Inverter using Coupled Inductor and Feedback Control

SIMULATION, DESIGN AND CONTROL OF A MODIFIED H-BRIDGE SINGLE PHASE SEVEN LEVEL INVERTER 1 Atulkumar Verma, 2 Prof. Mrs.

Analysis of Asymmetrical Cascaded 7 Level and 9 Level Multilevel Inverter Design for Asynchronous Motor

Modular Grid Connected Photovoltaic System with New Multilevel Inverter

Performance Improvement of Multilevel Inverter through Trapezoidal Triangular Carrier based PWM

DESIGN OF MULTILEVEL INVERTER WITH REDUCED SWITCH TOPOLOGY

Analysis of IM Fed by Multi-Carrier SPWM and Low Switching Frequency Mixed CMLI

Implementation of Single Stage Three Level Power Factor Correction AC-DC Converter with Phase Shift Modulation

Sepic Topology Based High Step-Up Step down Soft Switching Bidirectional DC-DC Converter for Energy Storage Applications

Analysis of Current Source PWM Inverter for Different Levels with No-Insulating Switching Device

A Fifteen Level Cascade H-Bridge Multilevel Inverter Fed Induction Motor Drive with Open End Stator Winding

Design and Implementation of Quasi-Z-Source Inverter for Off-grid Photovoltaic Systems

Single-Phase Non-Isolated DC-AC Converter Topologies Producing Boosted Outputs An Overview

A Five-Level Single-Phase Grid-Connected Converter for Renewable Distributed Systems

Reduction of Power Electronic Devices with a New Basic Unit for a Cascaded Multilevel Inverter fed Induction Motor

Hybrid Modulation Switching Strategy for Grid Connected Photovoltaic Systems

A New Multilevel Inverter Topology with Reduced Number of Power Switches

Cascaded H-Bridge Five Level Inverter for Harmonics Mitigation and Reactive Power Control

Analysis And Comparison Of Flying Capacitor And Modular Multilevel Converters Using SPWM

Multilevel Inverter Based Statcom For Power System Load Balancing System

CASCADED H-BRIDGE MULTILEVEL INVERTER FOR INDUCTION MOTOR DRIVES

A Single Dc Source Based Cascaded H-Bridge 5- Level Inverter P. Iraianbu 1, M. Sivakumar 2,

Modified Multilevel Inverter Topology for Driving a Single Phase Induction Motor

A New Self-Balancing Cascaded Multilevel Inverter for Level Doubling Application

MMC based D-STATCOM for Different Loading Conditions

MODELLING AND SIMULATION OF DIODE CLAMP MULTILEVEL INVERTER FED THREE PHASE INDUCTION MOTOR FOR CMV ANALYSIS USING FILTER

Performance Evaluation of a Cascaded Multilevel Inverter with a Single DC Source using ISCPWM

5-Level Parallel Current Source Inverter for High Power Application with DC Current Balance Control

A Comparative Study of Different Topologies of Multilevel Inverters

Performance Evaluation of Multi Carrier Based PWM Techniques for Single Phase Five Level H-Bridge Type FCMLI

Simulation & Implementation Of Three Phase Induction Motor On Single Phase By Using PWM Techniques

@IJMTER-2016, All rights Reserved 241

A Modified Single-Phase Quasi z source converter

Hybrid 5-level inverter fed induction motor drive

Voltage Balancing Control of Improved ZVS FBTL Converter for WECS

Implementation of Single Stage Three Level Power Factor Correction AC-DC Converter with Phase Shift Modulation

ISSN Vol.05,Issue.05, May-2017, Pages:

Series Parallel Switched Multilevel DC Link Inverter Fed Induction Motor

World Journal of Engineering Research and Technology WJERT

ANALYSIS AND IMPLEMENTATION OF FPGA CONTROL OF ASYMMETRIC MULTILEVEL INVERTER FOR FUEL CELL APPLICATIONS

Hybrid Five-Level Inverter using Switched Capacitor Unit

A New Transistor Clamped 5-Level H-Bridge Multilevel Inverter with voltage Boosting Capacity

A New Single-Phase Multilevel Inverter with Reduced Number of Switches for Solar Applications

An Effective Method over Z-Source Inverter to Reduce Voltage Stress through T-Source Inverter

Literature Survey: Multilevel Voltage Source Inverter With Optimized Convention Of Bidirectional Switches

Quasi Z-Source DC-DC Converter With Switched Capacitor

This paper deals with a new family of high boostvoltage inverters, called switched-inductor quasi-z-source inverters.

Soft Switching with Cascaded Transformers to Drive the PMDC Motor

MLI HYBRID STATCOM WITH WIDE COMPENSATION RANGE AND LOW DC LINK VOLTAGE

IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 04, 2016 ISSN (online):

SINGLE PHASE THIRTEEN LEVEL INVERTER WITH REDUCED NUMBER OF SWITCHES USING DIFFERENT MODULATION TECHNIQUES

The Execution of New Interleaved Single-Stage of Three-Phase Ac-Dc Converter with Power Factor Correction Using Space Shift Pulse Width Modulation

A NOVEL BUCK-BOOST INVERTER FOR PHOTOVOLTAIC SYSTEMS

Bidirectional Ac/Dc Converter with Reduced Switching Losses using Feed Forward Control

TRANSFORMER LESS H6-BRIDGE CASCADED STATCOM WITH STAR CONFIGURATION FOR REAL AND REACTIVE POWER COMPENSATION

Grid connected Boost-Full-Bridge photovoltaic microinverter system using Phase Opposition Disposition technique and Maximum Power Point Tracking

Keywords Asymmetric MLI, Fixed frequency phase shift PWM (FFPSPWM), variable frequency phase shift PWM (VFPSPWM), Total Harmonic Distortion (THD).

ABSTRACT I. INTRODUCTION

Photovoltaic Grid-Connected System Based On Cascaded Quasi-Z-Source Network

Multilevel Inverter for Grid-Connected PV SystemEmploying MPPT and PI Controller

IMPLEMENTATION OF MULTILEVEL INVERTER WITH MINIMUM NUMBER OF SWITCHES FOR DIFFERENT PWM TECHNIQUES

Multilevel Inverter for Single Phase System with Reduced Number of Switches

COMPARATIVE STUDY OF DIFFERENT TOPOLOGIES OF FIVE LEVEL INVERTER FOR HARMONICS REDUCTION

SEVEN LEVEL HYBRID ACTIVE NEUTRAL POINT CLAMPED FLYING CAPACITOR INVERTER

Speed Control on AC Induction Motor Using PWM Controlled Voltage Source Inverter

Hybrid Transformer Based High Boost Ratio DC-DC Converter for Photovoltaic Applications

LLC Resonant Converter for Battery Charging Application

A comparative study of Total Harmonic Distortion in Multi level inverter topologies

COMPENSATION OF VOLTAGE SAG USING LEVEL SHIFTED CARRIER PULSE WIDTH MODULATED ASYMMETRIC CASCADED MLI BASED DVR SYSTEM G.Boobalan 1 and N.

Modeling and Simulation of a Novel Three-phase Multilevel Inverter with Induction Motor Drive

COMPARISON STUDY OF THREE PHASE CASCADED H-BRIDGE MULTI LEVEL INVERTER BY USING DTC INDUCTION MOTOR DRIVES

Intelligence Controller for STATCOM Using Cascaded Multilevel Inverter

AN EFFICIENT CLOSED LOOP CONTROLLED BRIDGELESS CUK RECTIFIER FOR PFC APPLICATIONS

DYNAMIC VOLTAGE RESTORER USING THREE PHASE AC-AC CONVERTER

SVPWM Technique for Cuk Converter

Performance Evaluation of Single Phase H-Bridge Type Diode Clamped Five Level Inverter

Feed-Forward System Control for Solid- State Transformer in DFIG

A COMPARITIVE STUDY OF THREE LEVEL INVERTER USING VARIOUS TOPOLOGIES

International Journal Of Engineering And Computer Science ISSN: Volume 2 Issue 12 December, 2013 Page No Abstract

Transcription:

Multilevel Current Source Inverter Based on Inductor Cell Topology A.Haribasker 1, A.Shyam 2, P.Sathyanathan 3, Dr. P.Usharani 4 UG Student, Dept. of EEE, Magna College of Engineering, Chennai, Tamilnadu, India 1,2 Assistant Professor, Dept. of EEE, Magna College of Engineering, Chennai, Tamilnadu, India 3 Professor, R.M.D. Engineering College, Chennai, Tamilnadu, India 4 ABSTRACT: This paper presents a new circuit configuration of single-phase multilevel current-source inverter (CSI). In this new topology, a basic H-bridge CSI working as a main inverter generates a multilevel current waveform in cooperation with inductor cells connected in parallel as auxiliary circuits. Each inductor cell is composed by four unidirectional power switches with an inductor across the cell circuit. The inductor cells work by generating the intermediate level of the multilevel current waveform with no additional external dc-power sources. A simple proportional integral controller is applied to control the intermediate-level currents of the multilevel output waveform. Five-level pulse width-modulation inverter configuration dc-current sources are verified through computer simulations. To generate the multilevel output-current waveform with low output harmonics by using small size of inductors without any additional external dc-power sources, which proves feasibility of the proposed strategy. KEYWORDS: Current-source inverter (CSI), H-bridge, inductor cell, multilevel I. INTRODUCTION Few topologies of the multilevel CSIs have been proposed by researchers and engineers. A conventional method to generate the multilevel current waveform is by paralleling some three-level H-bridge CSIs. This topology is a dual circuit of a cascade multilevel VSI. However, the requirement of many isolated dc-current sources with their complex, bulky, and costly isolation transformers and inductors is a problem introduced by this configuration. Another topology of the multilevel CSI is obtained by applying a multi cell topology of the CSI (or multi rating inductor multilevel CSI), which is a dual converter of a flying-capacitor-based full bridge multilevel VSI. However, this topology has a drawback with its bulky intermediate inductors and complexity for balancing control of the intermediate-level currents. Some control methods have been proposed for balancing control of the intermediate-level currents, but very large in size of the intermediate inductors (100 mh) are still used. Fig 1. Parallel H-bridge five level CSI Copyright to IJIRSET www.ijirset.com 381

I. BLOCK DIAGRAM: Fig 2. Proposed inductor cell Circuit III.CIRCUIT CONFIGURATION AND OPERATION PRINCIPLE A. Operation Principle of Proposed Multilevel CSI Fig. 2 shows a configuration of the proposed inductor cell circuit composed by four unidirectional power switches QC 1, QC 2, QC3, and QC 4, and an inductor LC connected across the cell circuit. The newly proposed configuration of the multilevel CSI can be obtained by connecting the H-bridge CSI in parallel with a single or more inductor cells, as shown in a schematic diagram of the proposed multilevel CSI in Fig. 3. A five-level CSI configuration is obtained by connecting a single inductor cell in parallel with the main three-level H-bridge CSI. The relation between the level number of the output-current waveform (M) and the number of the inductor cells (N) can be formulated as follows:.for M-level CSI, if the dc-current source of the main H-bridge CSI is assumed to have amplitude I, the current flowing through the Nth inductor cell (i) is expressed as follows: Where i = 1, 2, 3... N. The output-current levels of the Five-level CSI are +I, +I/2, 0, I/2, and I. For the nine-level CSI, the output Waveform has +I, +3I/4, +I/2, +I/4, 0, I/4, I/2, 3I/4, and I current levels. M = 2(N +1) + 1 Copyright to IJIRSET www.ijirset.com 382

IV.OPERATION MODES The inductor cells generate intermediate-level currents of the multilevel output waveform from the basic three-level current of the H-bridge CSI. It utilizes the charging and the discharging operation modes of the inductor.the charging operation mode of the inductor Lc is conducted when the switches QC 1 and QC 3 are turned on, while the switches QC 2 and QC 4 are turned off. A current ILc = I/2 flows through the power switches QC 1 and QC 3 that energizes the inductor Lc. The discharging operation mode is achieved by turning on the switches QC 2 and QC 4 and by turning off QC 1 and QC 3.The stored energy in the inductor is discharged to the load as a current I/2. The circulating current modes occur when the inductor cell deliver a null current to keep a constant current in the inductor cell. Similar operation modes occurred for the negative cycle of the output-current waveform. Table I lists the switch states of the proposed five-level CSI. Power device utility and average switching frequency between QC 1, QC 2 and QC 3, QC 4 in the circulating modes of the inductor cell current is one of the considerations to use redundant switching states for I, 0, and I output-current generation. It is also related to the heat distribution among the power switches QC 1, QC 2, QC 3, and QC 4 caused by the switching and conduction losses. Fig 3. Basic Configuration of CSI Fig 4. Proposed five level CSI During the maximum and zero levels of the output-current generation, there is only circulating current mode, no charging and no discharging operation modes in the inductor cell. The frequency of the triangular carrier waveform determines the switching frequency of the inductor cell s power switches, which also regulates the charging and the discharging modes of the inductor cell. The discharging mode means that the inductor cell injects power to the load, and during the charging mode, the main H-bridge inverter injects power to the load. A simple proportional-integral (PI) regulator is applied to control the dc current flowing through the smoothing inductor, which determines the amplitude of the pulse-width modulation (PWM) output-current waveform IPWM simultaneously. Making the smoothing inductor current follows the reference current is an objective of this currentregulator. Copyright to IJIRSET www.ijirset.com 383

Fig5.1. charging mode. Fig5.2. Discharging mode Fig5.3. Circulating mode of inductor cell of inductor cell of inductor cell. In case of a resistive load, the inductor cell value can be found as Lc=(I Lc *R)/(f s *ΔI*L c ) where I Lc is the inductor cell current (in amperes), R is a load resistance (in ohms), f s is a switching frequency of the inductor cell circuit (in hertz), and ΔI Lc is an acceptable current ripple of the inductor cell current (in amperes). The higher the switching frequency is, the higher is the frequency of the charging and discharging of the inductor cell, which results in the smaller ripple of the inductor cell current, and even a smaller size of the inductor cell can be used. In order to achieve a lower distortion of the output-current waveform, a PWM technique is applied. In this paper, a level-shifted multicarrier-based sinusoidal PWM technique is employed to generate gate signals for the CSI power switches and to obtain the PWM current waveforms. A schematic control diagram, including the current controller of the chopper and the inductor cell for the five-level CSI, is shown in Fig.6. The control circuit of the inductor cell functions to control the operation modes, i.e., the charging, the discharging, and the circulating modes, of the inductor cell L c. The current flowing through the inductor cell I Lc is kept constant. It generates the intermediate-level currents based on the output-current waveform of the H-bridge CSI. A PI regulator is applied to zero the error between the detected current flowing through the inductor cell and the reference current to obtain stable and balanced intermediatelevel currents. The amplitude of the inductor cell current is half of the dc input current I Li. The output of the PI regulator is modulated by a triangular carrier to generate the control signal i[0], determining the operation mode of the inductor cell. Fig6. Closed Loop Circuit. Copyright to IJIRSET www.ijirset.com 384

TABLE I V. FILTER CAPACITOR It is necessary to connect a capacitor across the load, because the inverter works as a current source and the load usually has an inductive component. The capacitor also functions to filter the harmonic components, e.g., switching harmonic components, of the PWM multilevel output current. The harmonic components of the PWM current will flow through the filter capacitor C f. In general, using a higher switching frequency with its constraints, and using the higher level number of the output current, a smaller size of filter capacitor can be achieved. A proper choice of the filter capacitor is also important to minimize the heat in the filter, such as capacitors having small equivalent series resistance (ESR). Therefore, the capacitor value that satisfies should be avoided to prevent such resonance in the circuit. In addition, as in dual property with the VSI, because the inverter behaves as a current source, a capacitive load should be connected. Hence, the total impedance connected to the CSI including the filter capacitor should be a capacitive. It is another consideration in choosing the value of the filter capacitor. VI. SIMULATION RESULTS Fig7.1. Five level symmetric MLI Open loop System Copyright to IJIRSET www.ijirset.com 385

Fig 7.2 Five level Asymmetric MLI Open loop System Fig.7.3. O/P Waveform of a 5-level inverter closed loop system Fig.7.4. Output wave form for the nine level Open loop System of asymmetrical MLI With the PD-PWM technique and the switching table. Through the control we get 10amp load current. In the proposed multilevel CSI, the voltage stress of the power switches is given by the maximum filter-capacitor voltage, which is determined by the amplitude of the multilevel current waveform and the load. VII. CONCLUSION In this paper, a new configuration of multilevel CSI, which employs inductor cells as auxiliary circuit, has been proposed. The inductor cells are connected in parallel with the main H-bridge CSI to generate multilevel output-current waveforms without additional external dc-power sources. The following are some advantages that Here we get 160V dc from source and its applied as an input to the bridge with the help of an inductor in series which forms the current source. We get the 18amp 5-level AC output from the DC source from the open loop system and a 9- level asymmetrical cascaded inverter is designed. The closed loop system is designed where the current through the inductor cell is compared can be obtained using the proposed multilevel CSI topology compared with other topologies. Compared with the conventional two-level power converter,the proposed multilevel CSI can generate multilevel output-current waveform with less distortion by connecting a single or more inductor cells across the H-bridge CSI. The control circuit of the intermediate-level current is simple, resulting in small size of the inductors. REFERENCES [1] Z. H. Bai and Z. C. Zhang, Conformation of multilevel current source converter topologies using the duality principle, IEEE Trans. Power Electron., vol. 23, no. 5, pp. 2260 2267, Sep. 2008. [2] R. T. H. Li, H. S. Chung, and T. K. M. Chan, An active modulation technique for single-phase grid connected CSI, IEEE Trans. Power Electron., vol. 22, no. 4, pp. 1373 1380, 2004. Copyright to IJIRSET www.ijirset.com 386

[3] Y.Xue, L. Chang, S. B. Kjaer, J. Bordonau, and T. Shimizu, Topologies of single phase inverter for small distributed power generators: An overview, IEEE Trans. Power Electron., vol. 19, no. 5, pp. 1305 1314, Sep. [4] M. Veenstra and A. Rufer, Control of a hybrid asymmetric multilevel inverter for competitive medium-voltage industrial drives, IEEE Trans. Ind. Appl., vol. 41, no. 2, pp. 655 664, Mar./Apr. 2005. [5] Multilevel inverter: A survey of topologies, controls, and application, J. Rodiguez, J.S. Lai, and F. Z. Peng, IEEE Trans. Ind. Electron., vol. 49, no. 4, pp. 724 738, Aug. s2002. [6] A. Beig and V. T. Ranganathan, A novel CSI-fed induction motor drive, IEEE Trans. Power Electron., vol. 21, no. 4, pp. 1073 1082, Jul. 2006. [18] B. Wu, High Power Converters and AC Drives. Piscataway, NJ: IEEE Press, 2006, ch. 10. Copyright to IJIRSET www.ijirset.com 387