MOS (PTY) LTD. E Single Channel PIR Signal Processor. Applications. General Description. Features. Digital Sensor Assembly with E931.

Similar documents
Analog Output. Vin. + C5 100u/16V. 100n VSS 1N4148 GP0. R1 10k GP1 GP2/T0CKI MICRO VSS

Dual Channel PIR Signal Processor E Production Data - Dec 16, 2016

Application Circuits 3. 3V R2. C4 100n G PI O. 0 G PI O S e t u p d a ta G PI O. 5 G PI O M o t i o n I n t G PI O. 4 G PI O.

Digital Signal Detector Interface IC PS202

Smart Digital Sensor Assembly with E The E PIR Controller results in a single component Solution for a Motion Sensor

MOS (PTY) LTD. E PIR Light Controller for DC/AC Applications. General Description. Applications. Features

DEVICE SPECIFICATION FOR PYRO-ELECTRIC IR-DETECTOR

3.3V U1 ENVREG VDD VDD OEN REL PIRIN LED 12 NPIRIN SENS ONTIME VSS VSS T TSSOP-14 VSS

INL PLOT REFIN DAC AMPLIFIER DAC REGISTER INPUT CONTROL LOGIC, REGISTERS AND LATCHES

Current Output/Serial Input, 16-Bit DAC AD5543-EP

RV1 OEN REL 2 NPIRIN 3 VSS 14 VSS VSS

PI6CX201A. 25MHz Jitter Attenuator. Features

TOP VIEW REFERENCE VOLTAGE ADJ V OUT

8-Bit, 100 MSPS 3V A/D Converter AD9283S

Low Cost, General Purpose High Speed JFET Amplifier AD825

Precision, Low-Power, 6-Pin SOT23 Temperature Sensors and Voltage References

+2.7V to +5.5V, Low-Power, Triple, Parallel 8-Bit DAC with Rail-to-Rail Voltage Outputs

Low-Jitter, 8kHz Reference Clock Synthesizer Outputs MHz

HA Features. 650ns Precision Sample and Hold Amplifier. Applications. Functional Diagram. Ordering Information. Pinout

+3 Volt, Serial Input. Complete 12-Bit DAC AD8300

SG2525A SG3525A REGULATING PULSE WIDTH MODULATORS

id id mA, Low Dropout, Low Noise Ultra-Fast With Soft Start CMOS LDO Regulator Features General Description Applications

CMOS 12-Bit Serial Input Multiplying DIGITAL-TO-ANALOG CONVERTER

16 Channels LED Driver

6500V/µs, Wideband, High-Output-Current, Single- Ended-to-Differential Line Drivers with Enable

UCS Channel LED Driver / Controller

Low Phase Noise, LVPECL VCXO (for 150MHz to 160MHz Fundamental Crystals) FEATURES. * Internal 60KΩ pull-up resistor

8-Bit A/D Converter AD673 REV. A FUNCTIONAL BLOCK DIAGRAM

RT mA, Ultra-Low Noise, Ultra-Fast CMOS LDO Regulator. General Description. Features. Applications. Ordering Information. Marking Information

PCI-EXPRESS CLOCK SOURCE. Features

Precision, Low-Power and Low-Noise Op Amp with RRIO

PART TOP VIEW V EE 1 V CC 1 CONTROL LOGIC

PART MAX5166NECM MAX5166MCCM MAX5166LECM MAX5166MECM OUT31 MAX5166 TQFP. Maxim Integrated Products 1

+Denotes lead-free package. *EP = Exposed paddle. V CC GND AGND AV CC GND I 2 C INTERFACE. -35dB TO +25dB GAIN AUDIO SOURCE AUDIO AMPLIFIER DS4420

ILI2117 Capacitive Touch Controller

Low-Power, Low-Glitch, Octal 12-Bit Voltage- Output DACs with Serial Interface

ICS PCI-EXPRESS CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

SCLK 4 CS 1. Maxim Integrated Products 1

Dual 16-Bit DIGITAL-TO-ANALOG CONVERTER

Cold-Junction-Compensated K-Thermocoupleto-Digital Converter (0 C to +128 C)

CMOS 12-Bit Multiplying DIGITAL-TO-ANALOG CONVERTER Microprocessor Compatible

INTEGRATED CIRCUITS DATA SHEET. TDA1541 Dual 16-bit DAC. Product specification File under Integrated Circuits, IC01

ADC Bit µp Compatible A/D Converter

MCP Bit, Quad Digital-to-Analog Converter with EEPROM Memory. Features. Description. Applications

DS1801 Dual Audio Taper Potentiometer

Multiplexer for Capacitive sensors

H28 Verson 1.5 DESCRIPTION

Low Noise 300mA LDO Regulator General Description. Features

35504-ME. Features. Applications. Pin Configurations. Typical Operating Circuit

LM12L Bit + Sign Data Acquisition System with Self-Calibration

MAX6675. Cold-Junction-Compensated K-Thermocoupleto-Digital Converter (0 C to C) Features

DS1669 Dallastat TM Electronic Digital Rheostat

UNISONIC TECHNOLOGIES CO., LTD

PI6C557-03AQ. PCIe 2.0 Clock Generator with 2 HCSL Outputs for Automotive Applications. Description. Features. Pin Configuration (16-Pin TSSOP)

Low-Voltage, 1.8kHz PWM Output Temperature Sensors

SF229 Low Power PIR Circuit IC For security applications

DS600. ±0.5 Accurate Analog-Output Temperature Sensor

Low Power, mw, 2.3 V to 5.5 V, Programmable Waveform Generator AD9833-EP

4 x 10 bit Free Run A/D 4 x Hi Comparator 4 x Low Comparator IRQ on Compare MX839. C-BUS Interface & Control Logic

LC2 MOS Dual 12-Bit DACPORTs AD7237A/AD7247A

Ultrafast Comparators AD96685/AD96687

TOP VIEW. Maxim Integrated Products 1

TLE4916-1K. Datasheet. Sense & Control. Low Power Automotive Hall Switch. Rev.1.0,

MB1503. LOW-POWER PLL FREQUENCY SYNTHESIZER WITH POWER SAVE FUNCTION (1.1GHz) Sept Edition 1.0a DATA SHEET. Features

DS1802 Dual Audio Taper Potentiometer With Pushbutton Control

MP A, 55V, 100kHz Step-Down Converter with Programmable Output OVP Threshold

Sigma-Delta ADCs. Benefits and Features. General Description. Applications. Functional Diagram

16-Bit, Low-Power, 2-Channel, Sigma-Delta ADC MX7705

HI Bit, 40 MSPS, High Speed D/A Converter

Temperature Sensor and System Monitor in a 10-Pin µmax

Dallastat TM Electronic Digital Rheostat

DS1803 Addressable Dual Digital Potentiometer

RT mA, Ultra-Low Noise, Ultra-Fast CMOS LDO Regulator. General Description. Features. Applications. Ordering Information. Marking Information

SERIALLY PROGRAMMABLE CLOCK SOURCE. Features

MAX8863T/S/R, MAX8864T/S/R. Low-Dropout, 120mA Linear Regulators. General Description. Benefits and Features. Ordering Information.

Features. Applications

DATA SHEET. TDA1543 Dual 16-bit DAC (economy version) (I 2 S input format) INTEGRATED CIRCUITS

MCP3426/7/8. 16-Bit, Multi-Channel ΔΣ Analog-to-Digital Converter with I 2 C Interface and On-Board Reference. Features.

V OUT0 OUT DC-DC CONVERTER FB

DS1806 Digital Sextet Potentiometer

Ultralow Input Bias Current Operational Amplifier AD549

10-Bit, Low-Power, Rail-to-Rail Voltage-Output Serial DAC in SOT23

150mA, Low-Dropout Linear Regulator with Power-OK Output

PART. MAX7401CSA 0 C to +70 C 8 SO MAX7405EPA MAX7401ESA MAX7405CSA MAX7405CPA MAX7405ESA V SUPPLY CLOCK

HT7610A/HT7610B/HT7611A/HT7611B General Purpose PIR Controller

T 3 OUT T 1 OUT T 2 OUT R 1 IN R 1 OUT T 2 IN T 1 IN GND V CC C 1 + C 1

Low-Charge Injection, 16-Channel, High-Voltage Analog Switches MAX14800 MAX14803

HT9170 Series Tone Receiver

ams AG TAOS Inc. is now The technical content of this TAOS datasheet is still valid. Contact information:

250 MHz, General Purpose Voltage Feedback Op Amps AD8047/AD8048

CLASS D AMPLIFIER FOR DIGITAL AUDIO ! PACKAGE OUTLINE ! PIN CONFIGURATION V DD STBY TEST MUTE V DDL OUT LP V SSL OUT LN RST V SS

PI6C49X0204A. Low Skew 1 TO 4 Clock Buffer. Features. Description. Block Diagram. Pin Assignment

HT7630 DC PIR Controller

Dual, 8-Bit, Low-Power, 2-Wire, Serial Voltage-Output DAC

Rail-to-Rail, 200kHz Op Amp with Shutdown in a Tiny, 6-Bump WLP

1A LOW NOISE CMOS LDO REGULATOR WITH ENABLE. Features

DATA SHEET. TDA8415 TV and VTR stereo/dual sound processor with integrated filters and I 2 C-bus control INTEGRATED CIRCUITS

DS1807 Addressable Dual Audio Taper Potentiometer

Precision Instrumentation Amplifier AD524

CMOS Serial Digital Pulse Width Modulator INPUT CLK MODULATOR LOGIC PWM 8 STAGE RIPPLE COUNTER RESET LOAD FREQUENCY DATA REGISTER

Transcription:

General Description The integrated circuit is designed for interfacing Passive Infra Red (PIR) sensors with micro-controllers or processors. A single wire Data Out, Clock In (DOCI) interface is provided for interfacing with a micro-controller. Multiple devices can easily be operated at the same time. One PIR sensors ceramic elements connect directly to the PIR inputs. The PIR signal is converted to a 4 bit digital value. The contains an on chip temperature measurement circuit with a resolution of better than 0.05K. The PIR sensor voltages and the temperature value are supplied to an external microcontroller through the DOCI interface. Applications Integration with PIR sensor elements (hybrid modules) High end PIR systems Building Management Features Direct connection to PIR sensor elements Temperature measurement Differential PIR Input Digital Signal Processing (DSP) Single wire serial interface (DOCI TM ) Operating voltage down to.7v Low current consumption High dynamic range High supply rejection Digital Sensor Assembly with The PIR Signal processor replaces the JFET and optional discrete components. Traditional analog PIR detector New digital PIR detector Traditional Analog Output PIR Analog to Digital Temperature Analog to Digital A Serial Interface Digital Output Rev.. 5 September 0 Page of 7

Application Diagram for Motion Sensor 3 C3 00n U3 78L05 Vout GND Vin C4 00n + C5 00u/6V D SN4007 J Voltage J C 00n U 8 N448 D RE RELAY-SPST Alarm Loop U DIGITAL C 470n 3 4 GP5/OSC/CLKIN GP4/OSC GP3/MC LR/VPP MICRO GP0 GP GP/T0CKI 7 6 5 R 0k Q BC37 Fig : Typical application circuit for alarm motion sensor Rev.. 5 September 0 Page of 7

Electrical Characteristics Absolute Maximum Ratings Parameter Symbol Min Max Unit Remarks Supply Voltage V DD -0.3 3.6 V Current into any pin -00 00 ma One pin at a time Storage Temperature T st -45 5 C Stresses beyond those listed above may cause permanent damage to the device. Exposure to absolute maximum ratings may affect the device reliability. ESD protection: all pins will be able to withstand a discharge of a 00pF capacitor charged to.6kv through a 500Ω series resistor. Test method: MIL-STD-883D method 305. Operating Conditions (T=5 C, unless stated otherwise) Operating temperature range: -5 to +70 C Parameter Symbol Min Typ Max Unit Remarks Supply Supply voltage V DD.7 3.3 3.6 V Supply current I DD 0 5 µa V DD =3.3V Digital DOCI interface Input low voltage V IL 0 %V DD Input high voltage V IH 80 %V DD Pull down current 00 µa IN/Out to V DD Pull up current 30 µa IN/Out to V SS Input capacitance 5 pf DOCI interface setup time t s /F CLK µc defines T REP Data clock low time t L 0. ** µs ** avoid update DOCI low time t L + t bit /F CLK to avoid update Data clock high time t H 0. µs Data bit settling time t bit µs C LOAD = 0pF DOCI low time to ensure update t W 64 /F CLK Analog Inputs PIR+, PIR-, Analog to Digital Converter Input leakage - fa V IN = -0mV.. 0mV PIRIN input voltage range -50 50 mv Differential -00 00 mv Common Mode ADC Resolution 4 Bits 5.. ^4-5 ADC Sensitivity 6 6.5 7 µv/coun t ADC Temperature Coefficient -300 300 ppm/k RMS output noise referred to input.5 µv @ 0.5Hz.5 µv @ Hz 0.5 µv @ Hz 0.4 µv @ 5Hz ADC Offset 7000 89 900 counts Digital Filter Type & Cut off Freq. F 0 F CLK *.4 / 048 / PI Hz nd Order BW LPF Digital Filter Sampling Freq. F S /3 F CLK DOCI Interrupt cycle T I 5 / F CLK Rev.. 5 September 0 Page 3 of 7

Temperature Measurement Gain 70 80 90 Counts/K -0ºC to +90ºC Measurement Range -0 +90 ºC Linearity -5 5 % -0ºC to +90ºC Count Value at Ambient 5700 6700 7700 Counts @ 5ºC Oscillator Internal Oscillator Frequency F OSC 58 64 70 khz Internal clock frequency F CLK F CLK / Temperature Dependency -000 000 ppm/k -0ºC to +80ºC Table : Operation conditions Detailed Description PIRIN0 NPIRIN0 ADC 0 PIR Decimator ( nd Order BW LP Filter) Serial Interface DOCI ADC Temp. C Decimator Voltage Reference Oscillator Fig : Block diagram of Oscillator The IC contains an on chip low power oscillator, with a frequency of 64 khz. All time related signals and the cutoff frequencies of the digital filters are related to the oscillator's frequency. PIR inputs and A/D conversion The analog to digital converter generates a digital signal from the voltage level measured between the PIRIN and NPIRIN terminals. Temperature Measurement The on chip temperature is measured by converting the temperature dependent voltage of the reference to a digital value with a resolution of better than 0.K. Decimation Digital Filters The output signal from the PIR ADC is processed through a second order Butterworth low pass filter with a sampling rate of khz. The output signal from the Temperature ADC is converted to a 4 bit value by down sampling to Fclk/5. Rev.. 5 September 0 Page 4 of 7

Parallel to Serial Data Latch New data is transferred from the decimators to the serial interface every 3 system clocks, if the DOCI output is not active (being read). If the micro controller reads the register faster than the update rate of the filter, the data read is 0. Read on Device Interrupt The A generates an interrupt every 5 system clock cycles (T REP), if the microcontroller reads all 8 bits within 3 system clock cycles. The interrupt is indicated by the A by pulling DOCI high. The microcontroller must wait for 00ns (t S). It then generates a low to high transition on the DOCI line, before it samples the data bit. The first bit read is the MSB. This process is repeated until all 8 bits have been read. After the last bit is read, the microcontroller must force low level and subsequently release DOCI. If reading is interrupted for more than system clock with the DOCI interface at low level, the output data latch is updated with new values. Reading can be interrupted, while the DOCI interface is forced high. The output latch is not updated in this condition. Forced Read with uc Timing The A accepts readout with µc defined timing. The interrupt signal can be ignored and reading frequency can be up to FCLK/64. In this mode, the µc has to force DOCI to a high level for the duration of > device clock cycles (>/FCLK, t S) and subsequently read out the data bits as described previously and in the timing diagram below. For the register to be updated, the µc must leave or force DOCI to low level for more than 64 system clocks (t W). DOCI Interface MSB LSB t S t L t H t bit t W Data Bit T REP MOS device drive Data ready on MOS device Micro controller drive Micro controller sample bit Fig 3: Timing diagram for the DOCI interface 8 x Data Bit 3 0 CHANNEL0 3 0 TEMPERATURE T REP t W Fig 4: Data words available on DOCI interface Summary for Operating the DOCI Interface DOCI must be at 0 for >ms to ensure a register update with new data. If DOCI remains 0 for more than 5/F CLK, the device will drive a weak (max 300µA). The readout must start with a for a duration of >00ns (interrupt) or 00us (force read). The readout signal must be clean - any 00 or 0 glitches wider than 0ns may be treated as a data clock. The low time of DOCI during readout must not exceed /F CLK to avoid updates during readout. Readout of data can be aborted at any time Rev.. 5 September 0 Page 5 of 7

ADC Input Stage Rp PIRIN IP Sp ADC Rn Sn NPIRIN Out of Range Fig 5: Input structure of the ADC Out of Range Detection The dynamic range of the ADC Input stage is approximately +/- 50mV. To avoid saturation, the contains out of range detection logic, which detects values above 587 (97% of range) and below 5 (3% of range). If the values are outside this range, the switches Sp and Sn are closed for the duration of 5 system clocks. This ensures fast settling after disturbances. The input impedance of the actual ADC (IP / IN) is practically infinite. Rev.. 5 September 0 Page 6 of 7

Pad Names Pad Name Pin No. TO5-3 Description External 3 Negative supply voltage NPIRIN Internal Int. Negative PIR sensor input PIRIN Internal Int. Positive PIR sensor input External Positive Supply voltage TCLK Internal Int. Test clock, Leave Open DOCI External Data Out Clock In, Soft driver, MCU interface TEST Internal Int. Test mode select, Leave Open Table 3: Device Pin Out Pad Positions TEST DOCI TCLK PIRIN0 Pad Name X Y 0.087 0.983 PIRIN 0.087 0.45 NPIRIN 0.087 0.57 0.087 0.084 TEST 0.54.049 DOCI 0.54 0.98 TCLK 0.54 0.687 Database 0.6.80 Table 4: Pad positions in mm NPIRIN0 X Y Fig 6: Die with pad names top view Contact Information (Pty) Ltd. Pretoria, South Africa Tel: +7 998 447 Fax: +7 998 47 email: sales@mos.co.za Visit our website for the latest information Rev.. 5 September 0 Page 7 of 7