A RESISTORLESS SWITCHED BANDGAP REFERENCE TOPOLOGY

Similar documents
Sub-1 V Supply Nano-Watt MOSFET-Only Threshold Voltage Extractor Circuit

An Improved Bandgap Reference (BGR) Circuit with Constant Voltage and Current Outputs

Accurate CMOS Reference- Regulator Circuits

0.5 V Supply Voltage Reference Based on the MOSFET ZTC Condition

Analysis and Measurement of Intrinsic Noise in Op Amp Circuits Part VII: Noise Inside The Amplifier

3 ppm Ultra Wide Range Curvature Compensated Bandgap Reference

Accurate Sub-1 V CMOS Bandgap Voltage Reference with PSRR of -118 db

Design and Implementation of less quiescent current, less dropout LDO Regulator in 90nm Technology Madhukumar A S #1, M.

Tuesday, February 1st, 9:15 12:00. Snorre Aunet Nanoelectronics group Department of Informatics University of Oslo

AN ENHANCED LOW POWER HIGH PSRR BAND GAP VOLTAGE REFERENCE USING MOSFETS IN STRONG INVERSION REGION

Analysis and Design of 180 nm CMOS Transmitter for a New SBCD Transponder SoC

Calibration of Offset Voltage of Op-Amp for Bandgap Voltage Reference Using Chopping Technique and Switched-Capacitor Filter

A Nano-Watt MOS-Only Voltage Reference with High-Slope PTAT Voltage Generators

A Bandgap Voltage Reference Circuit Design In 0.18um Cmos Process

FinFET SPICE Modeling

ECE 4430 Project 1: Design of BMR and BGR Student 1: Moez Karim Aziz Student 2: Hanbin (Victor) Ying 10/13/2016

Low Temperature Sensitivity CMOS Transconductor Based on GZTC MOSFET Condition

Design of Low-Dropout Regulator

Analog IC: Project: 1.8 Volt Band Gap Reference: Due Date 11/09/2014

Figure 1. Main window (Common Interface Window), CIW opens and from the pull down menus you can start your design. Figure 2.

Short Channel Bandgap Voltage Reference

Journal of Aerospace Technology and Management ISSN: Instituto de Aeronáutica e Espaço Brasil

An improvement of a piecewise curvature-corrected CMOS bandgap reference

A novel high-precision curvature-compensated CMOS bandgap reference without using an op-amp

Design of Rail-to-Rail Op-Amp in 90nm Technology

ECEN 5008: Analog IC Design. Final Exam

Analysis and design of amplifiers and comparators in CMOS 0.35 lm technology

High Precision 10 V IC Reference AD581*

Design of High Gain Two stage Op-Amp using 90nm Technology

List of Figures and Photos

A Low Power Bandgap Voltage Reference Circuit With Psrr Enhancement

A Low Voltage Bandgap Reference Circuit With Current Feedback

Versatile Sub-BandGap Reference IP Core

Temperature and Total Ionizing Dose Characterization of a Voltage Reference in a 180 nm CMOS Technology. Kevin Joseph Shetler

ECEN474/704: (Analog) VLSI Circuit Design Fall 2016

PVT Insensitive Reference Current Generation

Integrated diodes. The forward voltage drop only slightly depends on the forward current. ELEKTRONIKOS ĮTAISAI

EE 501 Lab9 Widlar Biasing Circuit and Bandgap Reference Circuit

Lecture 4: Voltage References

Analysis and Design of Low Power Ring Oscillators with Frequency ~ khz

CURRENT references play an important role in analog

High Precision 2.5 V IC Reference AD580*

Implementation of a Low drop out regulator using a Sub 1 V Band Gap Voltage Reference circuit in Standard 180nm CMOS process

A Low-Offset Latched Comparator Using Zero-Static Power Dynamic Offset Cancellation Technique

Theoretical Specification of a Spectrum Sensing Receiver for Cognitive Radio

Design for MOSIS Education Program

A Resistorless CMOS Non-Bandgap Voltage Reference

Low Power SOC Sensor Interface Design for High Temperature Applications - Doctor of Philosophy Thesis Proposal

STATISTICAL DESIGN AND YIELD ENHANCEMENT OF LOW VOLTAGE CMOS ANALOG VLSI CIRCUITS

REFERENCE circuits are the basic building blocks in many

Ultra-low Power Temperature Sensor

Design of a Voltage Reference based on Subthreshold MOSFETS

Linear Voltage Regulators Power supplies and chargers SMM Alavi, SBU, Fall2017

Test-Chip Structures for Local Random Variability Characterization in CMOS 65 nm

Microelectronics Circuit Analysis and Design. Differential Amplifier Intro. Differential Amplifier Intro. 12/3/2013. In this chapter, we will:

MOSFET Mismatch Modeling: A New Approach

An RF-Powered Temperature Sensor Designed for Biomedical Applications

None Operational Amplifier (OPA) Based: Design of Analogous Bandgap Reference Voltage

DESIGN AND SIMULATION OF CMOS-BASED BANDGAP REFERENCE VOLTAGE WITH COMPENSATION CIRCUIT USING 0.18 µm PROCESS TECHNOLOGY

Transistor Network Restructuring Against NBTI Degradation. P. F. Butzen a, V. Dal Bem a, A. I. Reis b, R. P. Ribas b.

Design of Analog CMOS Integrated Circuits

Guest Editorial: Low-Voltage Integrated Circuits and Systems

Low Output Impedance 0.6µm-CMOS Sub-Bandgap Reference. V. Gupta and G.A. Rincón-Mora

Full-Custom Design Fractional Step-Down Charge Pump DC-DC Converter with Digital Control Implemented in 90nm CMOS Technology

Time Stretcher for a Time-to-Digital Converter with a Precisely Matched Current Mirror

DESIGN AND ANALYSIS OF SUB 1-V BANDGAP REFERENCE (BGR) VOLTAGE GENERATORS FOR PICOWATT LSI s.

AVOLTAGE reference is one of the fundamental building

Lecture 190 CMOS Technology, Compatible Devices (10/28/01) Page 190-1

An accurate track-and-latch comparator

REFERENCE voltage generators are used in DRAM s,

An Ultra Low Power Voltage Regulator for RFID Application

PROJECT ON MIXED SIGNAL VLSI

A Linear CMOS Low Drop-Out Voltage Regulator in a 0.6µm CMOS Technology

Department of Electrical Engineering IIT Madras

G4-FET Based Voltage Reference

ECEN474: (Analog) VLSI Circuit Design Fall 2011

Lecture #3: Voltage Regulator

DESIGN OF POWER MANAGEMENT CIRCUITS FOR FULLY ON-CHIP APPLICATIONS

A high PSRR Class-D audio amplifier IC based on a self-adjusting voltage reference

High Voltage Operational Amplifiers in SOI Technology

DC-DC Converter Design Phase Acceleration with Virtuoso UltraSim Simulator

UC Riverside UC Riverside Previously Published Works

High-Resistance Resistor Consisting of a Subthreshold CMOS Differential Pair

CMOS Inverter & Ring Oscillator

A Standard CMOS Compatible Bandgap Voltage Reference with Post-Process Digitally Tunable Temperature Coefficient

TOP VIEW REFERENCE VOLTAGE ADJ V OUT

High Precision 10 V IC Reference AD581

Radio Frequency Electronics

CMOS RE-CONFIGURABLE MULTI-STANDARD RADIO RECEIVERS BIASING ANALYSIS

2. TECHNICAL CONTENT

Dr. Ralf Sommer. Munich, March 8th, 2006 COM BTS DAT DF AMF. Presenter Dept Titel presentation Date Page 1

DESIGN AND SIMULATION OF CMOS-BASED LOW VOLTAGE VARIATION BANDGAP REFERENCE VOLTAGE CIRCUITRY USING 0.18µm PROCESS TECHNOLOGY

A 6 th Order Ladder Switched-Capacitor Bandpass Filter with a center frequency of 10 MHz and a Q of 20

A Switched-Capacitor Band-Pass Biquad Filter Using a Simple Quasi-unity Gain Amplifier

Efficient Dedicated Multiplication Blocks for 2 s Complement Radix-2m Array Multipliers

Microelectronics Exercises of Topic 5 ICT Systems Engineering EPSEM - UPC

CHAPTER 8 DIFFERENTIAL AND MULTISTAGE AMPLIFIERS

REV. B. NOTES 1 At Pin 1. 2 Calculated as average over the operating temperature range. 3 H = Hermetic Metal Can; N = Plastic DIP.

A TEMPERATURE COMPENSATED CMOS RING OSCILLATOR FOR WIRELESS SENSING APPLICATIONS

CMOS 0.35 µm Low-Dropout Voltage Regulator using Differentiator Technique

Transcription:

A RESISTORLESS SWITCHED BANDGAP REFERENCE TOPOLOGY Hamilton Klimach, Moacir F. C. Monteiro Arthur L. T. Costa, Sergio Bampi Graduate Program on Microelectronics Electrical Engineering Department & Informatics Institute Federal University of Rio Grande do Sul (UFRGS) Porto Alegre, Brazil

Outline Introduction Traditional CMOS Bandgap topology Device Variability and Mismatch Switched-capacitor BGR SCBGR: Operation, Simulations and Results Monte-Carlo Simulation Results Conclusions 2

Introduction Voltage References are fundamental blocks for analog, mixed-signal, RF and even digital SoCs. Most important characteristics: Good thermal stability. Low sensitivity to power-supply variations. Low sensitivity to process fabrication variability effects. Traditional Bandgap topologies fulfills the 2 first requirements. 3

Introduction General Principle of the Bandgap Reference 4

5 Traditional CMOS Bandgap Topology PTAT current generated with different transistors Thermal counterbalance depends on resistor s ratio Thermal stability depends on resistors precision

Device Variability and Mismatch Thermal stability of traditional topologies relies on matching of both resistors and BJTs Resistor precision and matching means large area or expensive CMOS processes Capacitors are the best matched devices in CMOS processes KEY IDEA on this paper: Is it possible to make a BGR using only one BJT and relying on capacitors only rather than resistors matching? 6

Switched-capacitor BGR I1 and I2 are approximately equal 7

SCBGR - Operation Phase 1: 8

SCBGR - Operation Phase 2: 9

SCBGR - Operation Phase 3: 10

SCBGR - Operation Phase 4: 11

SCBGR - Operation C1 V out =V EB (2 I )+ V T ln ( 2 ) C2 12

13 SCBGR - Simulations Simulation with Cadence Virtuoso Spectre and IBM 130nm technology PDK Schematic electrical simulations used foundry-supplied parameters for MOSFET model BSIM4. Ideal current sources were replaced by MOS current sources, controlled by a low-power only-mos bias current generator Typical BGR topology (in this paper) uses precise resistors available in the process considered.

SCBGR - Results SCBGR and conventional BGR thermal variations 14

15 Monte-Carlo Simulation Results Conventional topology (left) vs SCBGR (right) variability histograms of output voltage σσ == 4.7994 4.7994 mv mv μμ == 1.2152 1.2152 V V 200 200 samples samples Almost half σσ == 2.7311 2.7311 mv mv μμ == 1.2445 1.2445 V V 200 200 samples samples

Monte-Carlo Simulation Results SCBGR temperature coefficient variability histogram σ σ == 1.2049 1.2049 ppm/ C ppm/ C μμ == 26.7314 26.7314 ppm/ C ppm/ C 200 200 samples samples Low TC 16

17 Conclusions A new resistorless bandgap reference topology was proposed. Lower process impact results from using capacitors instead of resistors and only one BJT. Simulations: half the standard-deviation of a typical resistor- based topology, under similar conditions and using precision resistors in the conventional topology. An average TC of 26.7 ppm/ºc enables the circuit to be used without calibration in many IC applications.