International Technology Roadmap for Semiconductors. Dave Armstrong Advantest Ira Feldman Feldman Engineering Marc Loranger FormFactor

Similar documents
International Technology Roadmap for Semiconductors. Dave Armstrong Advantest Ira Feldman Feldman Engineering Marc Loranger - FormFactor

3D-MEMS Probe for Fine Pitch Probing

The Road to 450 mm Semiconductor Wafers Ira Feldman

Are You Really Going to Package That? Ira Feldman Debbora Ahlgren

Progress due to: Feature size reduction - 0.7X/3 years (Moore s Law). Increasing chip size - 16% per year. Creativity in implementing functions.

POSSUM TM Die Design as a Low Cost 3D Packaging Alternative

International SEMATECH Wafer Probe Benchmarking Project WAFER PROBE ROADMAP. Guidance For Wafer Probe R&D Resources Edition

Enabling High Parallelism in Production RF Test

Market and technology trends in advanced packaging

Multiple Four Sided, Fine Pitch, Small Pad Devices

Testing of Complex Digital Chips. Juri Schmidt Advanced Seminar

Packaging Roadmap: The impact of miniaturization. Bob Pfahl, inemi Celestica-iNEMI Technology Forum May 15, 2007

The Future of Packaging ~ Advanced System Integration

SWTW 2000, June Assessing Pad Damage and Bond Integrity for Fine Pitch Probing

The Advantages of Integrated MEMS to Enable the Internet of Moving Things

Proceedings. BiTS Shanghai October 21, Archive - Session BiTS Workshop Image: Zhu Difeng/Dollar Photo Club

Integrated Photonics using the POET Optical InterposerTM Platform

2015 ITRS/RC Summer Meeting

Challenges and More Challenges SW Test Workshop June 9, 2004

Disruptive Developments for Advanced Die Attach to Tackle the Challenges of Heterogeneous Integration

Research in Support of the Die / Package Interface

WLP Probing Technology Opportunity and Challenge. Clark Liu

R&D Requirements from the 2004 inemi Roadmap. April 7, 2005 Dr. Robert C. Pfahl, Jr. VP of Operations, inemi

Fraunhofer IZM - ASSID

5G: THE NEXT DISRUPTIVE TECHNOLOGY IN PRODUCTION TEST

Chapter 7 Introduction to 3D Integration Technology using TSV

Laminate Based Fan-Out Embedded Die Technologies: The Other Option

Wafer Scale Contactor Development and Deployment

Introduction to CMC 3D Test Chip Project

450mm and Moore s Law Advanced Packaging Challenges and the Impact of 3D

G450C. Global 450mm Consortium at CNSE. Michael Liehr, General Manager G450C, Vice President for Research

Parallel Computing 2020: Preparing for the Post-Moore Era. Marc Snir

SiTime SIT8002AC-13-18E50 One Time Programmable Oscillator

Flip-Chip for MM-Wave and Broadband Packaging

Semiconductor Industry Perspective

Sony IMX Megapixel, 1.4 µm Pixel 1/3.2 Optical Format CMOS Image Sensor

Measurement Results for a High Throughput MCM

MemsTech MSM3C-S4045 Integrated Silicon Microphone with Supplementary TEM Analysis

Datorstödd Elektronikkonstruktion

Course Outcome of M.Tech (VLSI Design)

MCO Applications. 24th January 2011, Washington DC. JSTC 24 January

New Wave SiP solution for Power

EMT 251 Introduction to IC Design

Silicon Photonics Transceivers for Hyper Scale Datacenters: Deployment and Roadmap

Brief Introduction of Sigurd IC package Assembly

Trends in Advanced Packaging Technologies An IMAPS UK view

PERPENDICULAR FILM HEAD PROCESSING PERSPECTIVES FOR AREAL DENSITY INCREASES

2D to 3d architectures: back to the future

Silicon Photonics for Mid-Board Optical Modules Marc Epitaux

Si Photonics Technology Platform for High Speed Optical Interconnect. Peter De Dobbelaere 9/17/2012

March 6-9, 2016 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive- Session 8

A DESIGN EXPERIMENT FOR MEASUREMENT OF THE SPECTRAL CONTENT OF SUBSTRATE NOISE IN MIXED-SIGNAL INTEGRATED CIRCUITS

brief history of photography foveon X3 imager technology description

IMPACT OF 450MM ON CMP

Gen-1 Nanoprobes for Ephys

ITRS: RF and Analog/Mixed- Signal Technologies for Wireless Communications. Nick Krajewski CMPE /16/2005

Digital Design and System Implementation. Overview of Physical Implementations

TechSearch International, Inc. Corporate Overview E. Jan Vardaman, President

STMicroelectronics LIS3L02AE 3-Axis Accelerometer. MEMS Process Review

InvenSense IDG-300 Dual-Axis Angular Rate Gyroscope Sensor

Challenges in Imaging, Sensors, and Signal Processing

Finite Element Modeling and Characterization of Cantilever Probe Tips Used in Wafer Test

AFRL-RY-WP-TR

WLCSP xwave for high frequency wafer probe applications

450mm patterning out of darkness Backend Process Exposure Tool SOKUDO Lithography Breakfast Forum July 10, 2013 Doug Shelton Canon USA Inc.

450mm silicon wafers specification challenges. Mike Goldstein Intel Corp.

3D ICs: Recent Advances in the Industry

MagnaChip MC511DB 1.3 Megapixel CMOS Image Sensor 0.18 µm Process

Crosstalk Limitations in Phantom Signal Transmission

Bosch Sensortec BMP180 Pressure Sensor

MICROELECTRONICS ASSSEMBLY TECHNOLOGIES. The QFN Platform as a Chip Packaging Foundation

Session 4: Mixed Signal RF

EECS150 - Digital Design Lecture 15 - CMOS Implementation Technologies. Overview of Physical Implementations

EECS150 - Digital Design Lecture 9 - CMOS Implementation Technologies

Signal Integrity Modeling and Measurement of TSV in 3D IC

Lithography. International SEMATECH: A Focus on the Photomask Industry

License to Speed: Extreme Bandwidth Packaging

Revolutionary new C4 Wafer test probing technologies

March 5-8, 2017 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive Session 8

EECS150 - Digital Design Lecture 19 CMOS Implementation Technologies. Recap and Outline

Overview. 1 Trends in Microprocessor Architecture. Computer architecture. Computer architecture

Stack Die CSP Interconnect Challenges Flynn Carson, Glenn Narvaez, HC Choi, and DW Son ChipPAC, Inc.

BMC s heritage deformable mirror technology that uses hysteresis free electrostatic

Advanced CMOS Technology Scaling Can Space Parts Catch Up?

Technology & Manufacturing

Test Floor Management Software. Automated Correlation Wafer Management and Processing

DUV. Matthew McLaren Vice President Program Management, DUV. 24 November 2014

Silicon Photonics Reliability and Qualification Testing

For the past 40 years, the semiconductor

Application-Based Opportunities for Reused Fab Lines

Powerchip Semiconductor Corporation A3R12E3GEF G6E 635BLC4M 512 Megabit DDR2 SDRAM Structural Analysis

3D/SiP Advanced Packaging Symposium Session II: Wafer Level Integration & Processing April 29, 2008 Durham, NC

MEMS Technology Roadmapping

Future Trend in Memory Device. Cho Jeong Ho SK hynix

Semiconductor and LED Markets. Jon Sabol Vice President and General Manager Semiconductor and LED Division

TOWARDS THE FINE PITCH

Opportunities and challenges of silicon photonics based System-In-Package

Adaptive Patterning. ISS 2019 January 8th

Computer Aided Design of Electronics

Nano-crystalline Oxide Semiconductor Materials for Semiconductor and Display Technology Sanghun Jeon Ph.D. Associate Professor

Transcription:

International Technology Roadmap for Semiconductors Dave Armstrong Advantest Ira Feldman Feldman Engineering Marc Loranger FormFactor

Who are we? Why a roadmap? What is the purpose? Example Trends How can you help? Summary Overview Armstrong-Feldman-Loranger 2

ITRS Team Large ITRS Team More than a 1,000 professionals Over 100 companies 16 Working Groups Test Working Group More than 70 professionals More than 45 companies Three authors of this presentation Dave (Advantest) Test TWG Chairman Marc (FormFactor) Probing Team Leader Ira (Feldman Engineering) Communications Armstrong-Feldman-Loranger 3

Why a Roadmap? The ITRS is generated each year to report on the technological fundamentals of our industry. In addition, by extrapolating on the trends inherent in today s semiconductor technology we identify disconnects and discuss possible approach to overcome these challenges. Through this effort we all can get a better sense of the path of least resistance and align our plans and standards in a fashion which is most likely to succeed. Armstrong-Feldman-Loranger 4

What Is and What Isn t the ITRS What Is the ITRS The combined expert opinion by this team. The results of many different technology models. A best guess of where the industry is heading for the next 15 years. A highlighting of disconnects and significant challenges. What Isn t the ITRS It doesn t implement or define Moore s Law it just tries to predict how things will likely trend. A commitment from the involved companies to do what is reported. Specific solutions or prescriptive. Armstrong-Feldman-Loranger 5

ITRS Process Entire Team Publishes a New Roadmap Yearly Sub Team Analyzes Implications Working Group Discusses Challenges Implications Discussed with Other Working Groups Sub Team Reconciles Feedback from Other Groups Armstrong-Feldman-Loranger 6

Test Complexity Drivers Device trends Increasing device interface bandwidth Increasing device integration (SoC, SiP, MCP, 3D packaging) Homogenous & heterogeneous dies functional disaggregation Integration of emerging and non digital CMOS technologies Complex package electrical and mechanical characteristics Device characteristics beyond one sided stimulus/response model 3 Dimensional silicon multi die and Multi layer Integration of non electrical devices (optical, MEMS, etc.) Fault Tolerant Architectures and Protocols Industry trends 450 mm wafer transition Armstrong-Feldman-Loranger 7

Date = When in Production ITRS 2013 Overview: Figure 1a A Typical Technology Production Ramp Curve (within an established wafer generation) Armstrong-Feldman-Loranger 8

Parameter Wafer Probe Requirements MPU & ASIC DRAM NAND RF & AMS LCD Drivers Wirebond inline pad pitch X X X X X X Wirebond stagger pad pitch X X X Bump array pitch X X I/O Pad Size X X X X X Wafer Test Frequency X X X X High Speed I/O Frequency X X X Wirebond Probe Tip Diameter X X X X X X Bump Probe Tip Diameter X X Probe Force X X X X X Probe (Active) Area X X X X X X # of Probes per Touchdown X X X X X X Maximum Current / Probe X X X X X Maximum Resistance X X X CIS Armstrong-Feldman-Loranger 9

Parallelism Trend Armstrong-Feldman-Loranger 10

SoC (MPU) Bump Pitch Trend Technology shift in 2012 Armstrong-Feldman-Loranger 11

Prober accuracy vs. Pad size Prober roadmap is not tracking with decreasing pad sizes An especially difficult issue for Full Wafer Contactor probe cards Armstrong-Feldman-Loranger 12

Next Challenges for Probe Cards Decreasing pad / bump sizes and pitch Increasing parallelism SoC and Memory Increased use of die for MCP, 2.5D and 3D integration will drive more wafer sort 2 sided probing Testing stacked devices (e.g. HBM) MEMS and sensor sort test Cost of test as a driver Armstrong-Feldman-Loranger 13

Opportunities for Involvement! Download ITRS data at: http://www.itrs.net/links/2013itrs/home2013.htm Provide feedback on test data at: http://j.mp/itrstestsurvey Sign up: dave.armstrong@advantest.com Armstrong-Feldman-Loranger 14

Great Tool Summary Well accepted independent industry wide reference Challenges Requires broad based inputs Track potential disruptive technology Help Us Get Involved! Armstrong-Feldman-Loranger 15