PI6CL V/1.5V, 200MHz, 1:4 Networking Clock Buffer. Features. Description. Pin Description

Similar documents
PI3C V/3.3V, High Bandwidth, Hot Insertion 8-Bit, 2-Port, Bus Switch. Description. Features. Pin Configuration. Block Diagram.

PI5C3384 PI5C3384C. 10-Bit, 2-Port Bus Switch

PI5C3384 PI5C3384C PI5C32384 (25Ω)

PI5C3253. Dual 4:1 Mux/DeMux Bus Switch

PI3C V/3.3V, High Bandwidth, Hot Insertion 10-Bit, 2-Port, Bus Switch

PI5C32X384/32X384C. 20-Bit, 2-Port Bus Switch. Features. Description. Pin Configuration. Block Diagram. Pin Description

PI6C4511. PLL Clock Multiplier. Features. Description. Block Diagram. PLL Clock Synthesis and Control Circuit. Output Buffer. Crystal Oscillator

PI3B V, Synchronous 16-Bit to 32-Bit FET Mux/DeMux NanoSwitch. Description. Features. Pin Configuration. Block Diagram.

PI74LPT244. Fast CMOS 3.3V 8-Bit Buffer/Line Driver. Features. Description. Block Diagram. Pin Configuration

PI5C Bit Bus Switch with Individual Enables A 1 B 1 GND. Features. Description. Pin Configuration. Block Diagram.

PI5C3253. Dual 4:1 Mux/DeMux Bus Switch

2.5V/3.3V 500MHz Low Skew 1-to-10 Differential to LVPECL Fanout Buffer with 2 to 1 Differential Clock Input Mux

PI3CH360. Low Voltage, High-Bandwidth, 3-Channel 2:1 Mux/DeMux, NanoSwitch. Features. Description. Block Diagram. Pin Configuration.

PI5C16861 PI5C (25Ω) 20-Bit, 2-Port Bus Switch

PI3L V Quad, 2:1 Mux/DeMux Fast Ethernet LAN Switch w/ Single Enable. Description. Features. Applications. Pin Configuration.

Description IA 3 IA 2 IA 1 GND. Truth Table (1) H X X Hi-Z Disable S 0-1. L L L I0 S1-0 = 0 L L H I1 S1-0 = 1 Y A to Y B

PI3USB10LP-A. USB 2.0 High-Speed (480 Mbps) Signal Switch Targeted for Battery Powered Applications. Description. Features.

PI5V330S. Low On-Resistance Wideband/Video Quad 2-Channel Mux/DeMux. Features. Description. Block Diagram. Pin Configuration.

Description Q0+ Q0- Q1+ Q1- Q2+ Q2- VDD Q3+ Q3- Q4+ Q4- CLK_SEL CLK0. nclk0 Q5+ Q5- SYNC_OE Q6+ Q6- CLK1. nclk1 Q7+ Q7- VEE Q8+ Q8- Q9+ Q9-

PI3C3126. Description. Features. 14-Pin Configuration. Applications. Block Diagram. 16-Pin Configuration. Truth Table (1) Pin Description.

PI3V312. Low On-Resistance, 3.3V High-Bandwidth 4-Port, 2:1 Mux/DeMux VideoSwitch. Features. Description. Block Diagram. Pin Configuration S 1 Y A 4

PI6C49X0208. High Performance 1:8 Multi-Voltage CMOS Buffer

PI6C V Low Skew 1-to-4 LVTTL/LVCMOS to LVPECL Fanout Buffer. Description. Features. Block Diagram. Pin Configuration

PI5C Bit, 2-Port Bus Switch. Features. Description. Pin Configuration. Block Diagram. Pin Description. Truth Table (1) Pin Name Description

PI3V314. Low On-Resistance, 3.3V High-Bandwidth 3-Port, 4:1 Mux/DeMux VideoSwitch. Features. Description. Pin Configuration.

PI3V514. Low On-Resistance, 3.3V High-Bandwidth 5-port, 4:1 Mux/DeMux VideoSwitch. Description. Features. Pin Configuration.

PI6C B. 3.3V Low Jitter 1-to-4 Crystal/LVCMOS to LVPECL Fanout Buffer. Description. Features. Block Diagram. Pin Diagram

PI5V330A. Low On-Resistance Wideband/Video Quad 2-Channel Mux/DeMux. Features: Description. Pin Diagram. Block Diagram. Pin Description.

PI2DBS GHz, Differential Broadband Signal Switch, 2-Differential Channel, 2:1 Mux/DeMux Switch

PI6C V/3.3V, 500 MHz Twelve 2-to-1 Differential LVPECL Clock Multiplexer. Description. Features. Block Diagram.

PI3CH Bit Bus Switch, Enable Low 1.8V/2.5V/3.3V, High-Bandwidth, Hot Plug

ICS2304NZ-1 LOW SKEW PCI/PCI-X BUFFER. Description. Features. Block Diagram DATASHEET

PI3CH360 3-Channel 2:1 Mux/DeMux, Enable Low 1.8V/2.5V/3.3V, High-Bandwidth, Hot Plug

PI74LPT V, 16-Bit Buffer/Line Driver. Features. Description. Block Diagram

PO74G2308A FEATURES: DESCRIPTION: Description. 700MHz TTL/CMOS Potato Chip. BUF_IN OUTPUT 1 to OUTPUT 8. Outputs. 1.2V - 3.6V 1:8 CMOS Clock Driver

PI6C :4 24MHz Clock Buffer. Description. Features. Applications. Block Diagram. Pin Configuration (16-Pin TSSOP) 16-pin (173 mil) TSSOP

PI3CH200 2-Bit Bus Switch, Enable Low 1.8V/2.5V/3.3V, High-Bandwidth, Hot Plug

PI3HDMI412-B. 4-Differential Channel, 2:1 Mux/DeMux, DVI/HDMI Compliant Signal Switch based on TMDS Signaling Standard

PI6C V/3.3V 1.5GHz Low Skew 1-to-10 Differential to LVPECL Fanout Buffer with 2 to 1 Differential Clock Input Mux /Q4 /Q5 /Q6 /Q3

PI6CX201A. 25MHz Jitter Attenuator. Features

PO74G553A. Pin Configuration. Logic Block Diagram. Pin Description. 800MHz Noise Cancellation TTL/CMOS Potato Chip

ICS Low Skew PCI / PCI-X Buffer. General Description. Block Diagram. Pin Configuration. Pin Descriptions OE CLK0

ICS553 LOW SKEW 1 TO 4 CLOCK BUFFER. Description. Features. Block Diagram DATASHEET

Description. This Clock Multiplier is the most cost-effective way to Input crystal frequency of 5-40 MHz

PI74STX2G Bit Level Shifting Buffer/Transceiver with Configurable Dual Supply Voltage. Features. Description. Block Diagram

DS Tap High Speed Silicon Delay Line

DS in 1 High Speed Silicon Delay Line FEATURES PIN ASSIGNMENT

PI90LV031A PI90LV027A PI90LV017A. 3V LVDS High-Speed Differential Line Drivers. Description. Features PI90LV027A PI90LV031A PI90LV017A

PI3USB V, USB 2.0 High-Speed Signal Switch w/ Low THD Channels for Audio Signals. Features. Pin Description. Truth Table

Description. Applications

PO3B402A. High Bandwidth Potato Chip OE1 Y1+ Y1- GND SEL3 SEL1 D3- D3+ OE2 Y2+ Y2- Y3+ M3- M3+ OE3 SEL2 OE3 Y3+ Y3- SEL3 OE4 Y4+ Y4- SEL4

ICSSSTVA DDR 14-Bit Registered Buffer. Pin Configuration. Truth Table Pin TSSOP 6.10 mm. Body, 0.50 mm. pitch = TSSOP. Block Diagram H H H

PI6C49X0204A. Low Skew 1 TO 4 Clock Buffer. Features. Description. Block Diagram. Pin Assignment

PT7C4511. PLL Clock Multiplier. Features. Description. Pin Configuration. Pin Description

ICS542 CLOCK DIVIDER. Features. Description. Block Diagram DATASHEET. NOTE: EOL for non-green parts to occur on 5/13/10 per PDN U-09-01

PO3B10A. Truth Table. High Bandwidth Potato Chip. 2-Channel, 2:1 Mux/DeMux Switch w/ Single Enable GND V DD GND SEL

ICS2510C. 3.3V Phase-Lock Loop Clock Driver. Integrated Circuit Systems, Inc. General Description. Pin Configuration.

PI6C V Low Skew 1-to-4 Differential/LVCMOS to LVPECL Fanout Buffer. Description. Features. Block Diagram. Pin Diagram

PI3HDMI412FT. 4-Differential Channel, 2:1 Mux/DeMux, DVI/HDMI Compliant Signal Switch with Flow-through Pin Out

PI6C557-03B. PCIe 3.0 Clock Generator with 2 HCSL Outputs. Features. Description. Pin Configuration (16-Pin TSSOP) Block Diagram

ICS558A-02 LVHSTL TO CMOS CLOCK DIVIDER. Description. Features. Block Diagram DATASHEET

PI2PCIE V, PCI Express Gen2 Compliant, 4-Differential Channel, 2:1 Mux/DeMux Switch

DS in-1 Low Voltage Silicon Delay Line

PI3PCIE V, PCI Express Lane, (4-Channel), Differential Mux/Demux with Bypass. Features. Description. Truth Table

3.3V Zero Delay Buffer

QS54/74FCT373T, 2373T. High-Speed CMOS Bus Interface 8-Bit Latches MDSL QUALITY SEMICONDUCTOR, INC. 1 DECEMBER 28, 1998

PI5A3158B Low Voltage Dual SPDT Analog Switch 2:1 Mux/Demux Bus Switch

PI6C49X0204B Low Skew, 1-TO-4 LVCMOS/LVTTL Fanout Buffer Features Description Block Diagram Pin Assignment

CLK_EN CLK_SEL. Q3 THIN QFN-EP** (4mm x 4mm) Maxim Integrated Products 1

PI6C High Performance LVPECL Fanout Buffer. Features. Description. Applications. Pin Configuration (20-Pin TSSOP) Block Diagram

LOW SKEW 1 TO 4 CLOCK BUFFER. Features

PI6C :8 Clock Driver for Intel PCI Express Chipsets. Description. Features. Pin Configuration. Block Diagram

74ABT273 Octal D-Type Flip-Flop

PI6C557-03AQ. PCIe 2.0 Clock Generator with 2 HCSL Outputs for Automotive Applications. Description. Features. Pin Configuration (16-Pin TSSOP)

PCS2P2309/D. 3.3V 1:9 Clock Buffer. Functional Description. Features. Block Diagram

IDT9170B CLOCK SYNCHRONIZER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET

Description D2+A D2-A D3+A D3-A D0+B D0-B D1+B D1-B D2+B D2-B D3+B D3-B AUX+ A AUX- A HPD A CAB_DETA/LEDA AUX+ B AUX- B HPD B CAB_DETB/LEDB

DS1135L 3V 3-in-1 High-Speed Silicon Delay Line

ICS571 LOW PHASE NOISE ZERO DELAY BUFFER. Description. Features. Block Diagram DATASHEET

PI3VeDP212 2-lane DisplayPort Switch/Mux for DP Driven Panels with Triple Control Pins

ICS LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET

ICS HDTV AUDIO/VIDEO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET

PI3C3305/PI3C3306. Features. Description. Applications. PI3C3306 Block Diagram. PI3C3305 Block Diagram. PI3C Pin Configuration

ICS LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET

PI6LC48P Output LVPECL Networking Clock Generator

ICSSSTV DDR 24-Bit to 48-Bit Registered Buffer. Integrated Circuit Systems, Inc. Pin Configuration. Truth Table 1.

PCI-EXPRESS CLOCK SOURCE. Features

INTEGRATED CIRCUITS. 74ABT32 Quad 2-input OR gate. Product specification 1995 Sep 22 IC23 Data Handbook

PI3PCIE V, PCI Express 3.0, 1-Lane, 2-Channel, 8Gbps, 2:1 Mux/DeMux Switch w/ Single Enable

RoHS compliant, Pb-free Industrial temperature range: 40 to +85 C Footprint-compatible with CDCLVC , 2.5, or 3.3 V operation 16-TSSOP

PI2PCIE2422. PCI Express Gen II Compliant, 8-Differential Channel Switch with 8:4 Mux/DeMux Option. Features. Description. Truth Table.

ICS OSCILLATOR, MULTIPLIER, AND BUFFER WITH 8 OUTPUTS. Description. Features (all) Features (specific) DATASHEET

Description. Features. Application. Pin Assignment. Pin Description. Logic Function Table PI5A3158B

ICS GLITCH-FREE CLOCK MULITPLEXER. Features. Description. Block Diagram DATASHEET

PI3USB223. USB 2.0 High-Speed and Audio Switches with Negative Signal Capability D+/R D-/L V DD ASEL GND VBUS. Description. Features.

74ABT244 Octal Buffer/Line Driver with 3-STATE Outputs

Storage Telecom Industrial Servers Backplane clock distribution

A product Line of Diodes Incorporated. Description. Applications. Truth Table. Note: 1. IEC

PI6C PCI Express Clock. Product Features. Description. Block Diagram. Pin Configuration

P54FCT373/74fct373 OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS FEATURES DESCRIPTION. Function, Pinout and Drive Compatible with the FCT and F Logic

Transcription:

Features High-speed, low-noise, non-inverting 1:4 buffer Maximum Frequency up to 200 MHz Low output skew < 100ps Low propagation delay < 3.5ns Optimized duty cycle 3.3 tolerent input 1.2 or 1.5 supply voltage Packages (Pb-free & Green available): -8-pin SOIC (W) Description The PI6CL10804 is a 1.2 or 1.5 high-speed, low-noise 1:4 non-inverting clock buffer. The key goal in designing the PI6CL10804 is to target networking applications that require low-skew, low-jitter, and high-frequency clock distribution. Providing output-to-output skew as low as 100ps, the PI6CL10804 is an ideal clock distribution device for synchronous systems. Designing synchronous networking systems requires a tight level of skew from a large number of outputs. Block Diagram Pin Configuration OE BUF_IN 1 8 OE CLK0 CLK0 2 7 DD CLK1 3 6 GND CLK1 CLK2 4 5 CLK3 BUF_IN CLK2 CLK3 Pin Description Pin Name BUF_IN Input CLK [0:3] Outputs GND Ground DD Power OE Output Enable Description 1 PI6CL10804 Rev B 08/09/2013

1.5 Absolute Maximum Ratings (Above which the useful life may be impaired. For user guidelines only, not tested.) Note: Storage Temperature... 65 C to +150 C DD oltage... 0.5 to +2.6 Output oltage (max. 3.6)... 0.5 to DD +0.5 Input oltage... 0.5 to 3.6 Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. 1.5 DC Characteristics (Over Operating Range: DD = 1.5 ± 0.1, T A = -40 to 85 C) Parameters Description Test Conditions (1) Min. Typ. (2) Max. Units DD Supply oltage 1.4 1.5 1.6 IH Input HIGH oltage Logic HIGH level 0.65 x DD IL Input LOW oltage Logic LOW level -0.3 0.35 x DD I I Input Current DD = Max, in = DD or GND I pins 15 µa I OH = -2mA 1.05 OH Output High oltage DD = Min., IN = IH or IL I OH = -8mA 0.75 OL Output LOW oltage DD = Min., IN - IH or IL I OL = 2mA 0.35 I OL = 1mA 0.4 1. For Max. or Min. conditions, use appropriate operating range values. 2. Typical values are at CC = 1.5, +25 C ambient and maximum loading. I OL = 8mA 0.35 1.5 AC Characteristics (Over Operating Range: DD = 1.5 ± 0.1, T A = -40 to 85 C) Parameters Description Test Conditions (1) Min. Typ Max. Units F IN Input Frequency 0 200 MHz t R /t F CLKn Rise/Fall Time 20% to 80% 1.5 ns t PLH, t (2) PHL Propagation Delay BUF_IN to CLKn 1.0 1.5 3.0 ns t SK(O) t SK(T) Output to Output Skew between any two 100 outputs of the same device @ same transition C L = 5pF, 125 MHz Part to Part Skew between two identical outputs of different parts on the same board (4) 300 Outputs are measured @ dd/2 tdc_in Duty Cycle In @ 1ns edge rate 45 55 tdc_out Duty Cycle Out 40 60 1. See test circuit and waveforms. 2. Minimum limits are guaranteed but not tested on Propagation Delays. 3. Skew measured at worse cast temperature (max. temp). 4. Identical conditions: loading, transitions, supply voltage, temperature, package type and speed grade. ps % 2 PI6CL10804 Rev B 08/09/2013

1.2 Absolute Maximum Ratings (Above which the useful life may be impaired. For user guidelines only, not tested.) Storage Temperature... 65 C to +150 C DD oltage... 0.5 to +2.5 Output oltage (max 2.5)... 0.5 to DD +0.5 Input oltage... 0.5 to 3.6 1.2 DC Characteristics (Over Operating Range: DD = 1.2 ± 0.1, T A = -40 to 85 C) Parameters Description Test Conditions (1) Min. Note: Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Typ. (2) Max. Units DD Supply oltage 1.1 1.2 1.3 IH Input HIGH oltage Logic HIGH level 0.65*dd IL Input LOW oltage Logic LOW level -0.3 0.35* DD I I Input Current DD = Max, in = DD or GND I pin 15 µa I OH = -2mA 0.85 OH Output High oltage DD = Min., IN = IH or IL I OH = -8mA 0.55 I OL = 2mA 0.35 OL Output LOW oltage DD = Min., IN - IH or IL I OL = -8mA 0.45 1. For Max. or Min. conditions, use appropriate operating dd and Ta values. 2. Typical values are at CC = 1.2, +25 C ambient and maximum loading. 1.2 AC Characteristics (Over Operating Range: DD = 1.2 ± 0.1, T A = -40 to 85 C) Parameters Description Test Conditions (1) Min. Typ Max. Units F IN Input Frequency 0 200 MHz t R /t F CLKn Rise/Fall Time 20% to 80% 1.5 ns t PLH, t (2) PHL Propagation Delay BUF_IN to CLKn 1.0 2.0 3.5 ns t SK(O) t SK(T) Output to Output Skew between any two 100 outputs of the same device @ same transition C L = 5pF, 125 MHz Part to Part Skew between two identical outputs of different parts on the same board (4) 300 Outputs are measured @ dd/2 tdc_in Duty Cycle In @ 1ns edge rate 45 55 tdc_out Duty Cycle Out 40 60 1. See test circuit and waveforms. 2. Minimum limits are guaranteed but not tested on Propagation Delays. 3. Skew measured at worse cast temperature (max. temp). 4. Identical conditions: loading, transitions, supply voltage, temperature, package type and speed grade. ps % 3 PI6CL10804 Rev B 08/09/2013

Power Supply Characteristics Parameters Description Test Conditions (1) Min. Typ. (2) Max. Units I DDQ Quiescent Power DD = 1.5 10 Supply Current IN = GND or DD DD = 1.2 10 µa I DD_TOT Total Power Supply DD = 1.5 All Outputs Toggling, 15 Current DD = 1.2 C L = 5pF, F IN = 125MHz 10 ma 1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics. 2. Typical values are at CC = 1.2 or 1.5, and +25 C ambient. Capacitance (T A = 25 C, f = 1 MHz) Parameters (1) Description Test Conditions Typ Max. Units C IN Input Capacitance IN = 0 2.0 4 pf C OUT Output Capacitance OUT = 0 1.7 6 Note: 1. This parameter is determined by device characterization but is not production tested. Test Circuits for All Outputs DD Pulse Generator f = 125MHz D.U.T. 33-Ohm 50Ω C L 5pF Definitions: C L = Load capacitance: includes jig and probe capacitance. 4 PI6CL10804 Rev B 08/09/2013

Packaging Mechanical: 8-Pin SOIC (W) 8.149.157 3.78 3.99.0099.0196 0.25 0.50 x 45.016.026 0.406 0.660 REF 1.189.196 4.80 5.00.053.068 1.35 1.75 SEATING PLANE 0-8 0.40 1.27.2284.2440 5.80 6.20.016.050.0075.0098 0.19 0.25.050 BSC 1.27.013.020 0.330 0.508.0040.0098 0.10 0.25 X.XX X.XX DENOTES DIMENSIONS IN MILLIMETERS Ordering Information (1,2,3) Ordering Code Package Code Package Type PI6CL10804WE W Pb-free & Green, 8-pin 153-mil wide SOIC 1. Thermal Characteristics can be found on the web at www.pericom.com/packaging/ 2. E = Pb-free and Green 3. X suffix = Tape/Reel Pericom Semiconductor Corporation 1-800-435-2336 www.pericom.com 5 PI6CL10804 Rev B 08/09/2013

Switching Waveforms Propagation Delay Pulse Skew t SK(P) Output Skew t SK(O) OH CLKn DDO/2 tsk(o) OL tsk(o) OH CLKn+1 DDO/2 OL 6 PI6CL10804 Rev B 08/09/2013