Exercise 2: Source and Sink Current

Similar documents
Exercise 1: Tri-State Buffer Output Control

Exercise 1: DC Operation of a NOT and an OR-TIE

When you have completed this exercise, you will be able to determine ac operating characteristics of a

Exercise 1: EXCLUSIVE OR/NOR Gate Functions

Exercise 1: Inductors

When you have completed this exercise, you will be able to determine the frequency response of an

Exercise 1: AND/NAND Logic Functions

Exercise 1: Circuit Block Familiarization

Exercise 2: Inductors in Series and in Parallel

When you have completed this exercise, you will be able to determine the ac operating characteristics of

This transistor circuit has a voltage divider circuit with an emitter resistor for bias stability.

The collector terminal is common to the input and output signals and is connected to the dc power supply. Common Collector Circuit

Exercise 2: Current in a Series Resistive Circuit

Exercise 1: Series RLC Circuits

Exercise 3: Ohm s Law Circuit Voltage

Exercise 2: OR/NOR Logic Functions

Exercise 1: AC Waveform Generator Familiarization

Some frequently used transistor parameter symbols and their meanings are given here.

Exercise 2: Ohm s Law Circuit Current

Exercise 1: RF Stage, Mixer, and IF Filter

When you have completed this exercise, you will be able to determine the frequency response of a

Exercise 3: Voltage in a Series Resistive Circuit

Group: Names: (1) In this step you will examine the effects of AC coupling of an oscilloscope.

Exercise 1: Series Resonant Circuits

Exercise 2: AC Voltage and Power Gains

EXPERIMENT 12: DIGITAL LOGIC CIRCUITS

Exercise 3: EXERCISE OBJECTIVE

Exercise 1: Shunt-Series Current Gain

Exercise 1: Touch and Position Sensing

Exercise 1: Power Division

Shown here is a schematic diagram for a real inverter circuit, complete with all necessary components for efficient and reliable operation:

Exercise 1: Effect of Shunt Feedback on AC Gain

Exercise 2: Parallel RLC Circuits

Experiment No. 9 DESIGN AND CHARACTERISTICS OF COMMON BASE AND COMMON COLLECTOR AMPLIFIERS

Exercise 2: AC Voltage and Power Gains

Exercise 2: Collector Current Versus Base Current

Exercise 2: Temperature Measurement

Schmitt trigger. V I is converted from a sine wave into a square wave. V O switches between +V SAT SAT and is in phase with V I.

Exercise 2: Q and Bandwidth of a Series RLC Circuit

An input resistor suppresses noise and stray pickup developed across the high input impedance of the op amp.

Exercise 3: Series-Shunt Voltage Gain

Exercise 3: Power in a Series/Parallel Circuit

Laboratory 3 (drawn from lab text by Alciatore)

Exercise 2: FM Detection With a PLL

PreLab 6 PWM Design for H-bridge Driver (due Oct 23)

Exercise 2: High-Pass Filters

Chapter 6: Transistors and Gain

Exercise 1: The DC Ammeter

Chapter 6 Digital Circuit 6-6 Department of Mechanical Engineering

SN54LS07, SN74LS07, SN74LS17 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

TTL LOGIC and RING OSCILLATOR TTL

ECE 310L : LAB 9. Fall 2012 (Hay)

Exercise 1: Frequency and Phase Modulation

Exercise 1: The Rheostat

R 1 R 2. (3) Suppose you have two ac signals, which we ll call signals A and B, which have peak-to-peak amplitudes of 30 mv and 600 mv, respectively.

Lab 2: Common Base Common Collector Design Exercise

Switching Time and Conduction Voltage Drop

CHAPTER 6. Motor Driver

using dc inputs. You will verify circuit operation with a multimeter.

ENEE307 Lab 7 MOS Transistors 2: Small Signal Amplifiers and Digital Circuits

Exercise 2: Temperature Measurement

Exercise 1: Inductive Reactance

INTEGRATED CIRCUITS. AN179 Circuit description of the NE Dec

.dc Vcc Ib 0 50uA 5uA

DISCUSSION The best way to test a transistor is to connect it in a circuit that uses the transistor.

Logic signal voltage levels

SN54LS06, SN74LS06, SN74LS16 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

EXPERIMENT 5 CURRENT AND VOLTAGE CHARACTERISTICS OF BJT

Electronic Fundamentals (Digital and Analogue) (2hours)

+15 V 10k. !15 V Op amp as a simple comparator.

Practical Aspects Of Logic Gates

Group: Names: Resistor Band Colors Measured Value ( ) R 1 : 1k R 2 : 1k R 3 : 2k R 4 : 1M R 5 : 1M

Lab 4: Analysis of the Stereo Amplifier

Experiment #8: Designing and Measuring a Common-Collector Amplifier

When you have completed this exercise, you will be able to relate the gain and bandwidth of an op amp

Experiment 9- Single Stage Amplifiers with Passive Loads - MOS

Exercise 2: Demodulation (Quadrature Detector)

EQUIVALENT EQUIPMENT CIRCUITS

Not Recommended for New Designs

ELEC3106 Electronics. Lab 3: PCB EMI measurements. Objective. Components. Set-up

Operational Amplifiers

UNIVERSITY OF UTAH ELECTRICAL ENGINEERING DEPARTMENT

UNIVERSITY OF PENNSYLVANIA EE 206

University of Michigan EECS 311: Electronic Circuits Fall 2008 LAB 4 SINGLE STAGE AMPLIFIER

Model 25D Manual. Introduction: Technical Overview:

LAB 1 AN EXAMPLE MECHATRONIC SYSTEM: THE FURBY

HV739 ±100V 3.0A Ultrasound Pulser Demo Board

Lecture 33: Context. Prof. J. S. Smith

Use the fixed 5 volt supplies for your power in digital circuits, rather than the variable outputs.

Chapter 7 EMITTER-COUPLED LOGIC

Hello, and welcome to the TI Precision Labs video series discussing comparator applications. The comparator s job is to compare two analog input

University of Pennsylvania. Department of Electrical and Systems Engineering. ESE Undergraduate Laboratory. Analog to Digital Converter

Unit 1 Session - 3 TTL Parameters

Multi-Transistor Configurations

Physics 120 Lab 6 (2018) - Field Effect Transistors: Ohmic Region

DEPARTMENT OF ELECTRICAL ENGINEERING LAB WORK EE301 ELECTRONIC CIRCUITS

Lab Exercise 6: Digital/Analog conversion

University of North Carolina, Charlotte Department of Electrical and Computer Engineering ECGR 3157 EE Design II Fall 2009

Analog Integrated Circuit Configurations

EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.

Transcription:

Digital Logic Fundamentals Tri-State Output Exercise 2: Source and Sink Current EXERCISE OBJECTIVE When you have completed this exercise, you will be able to demonstrate how a tri-state buffer output can source and sink current by using the TRI-STATE OUTPUT circuit block. You will verify your results with an oscilloscope and by observing the output LEDs. EXERCISE DISCUSSION to the negative supply (ground). ction from ground (negative) to the positive supply. Transistor-transistor logic (TTL) circuits, such as a tri-state buffer, function as current devices. For the output of a tri-state buffer (TTL device) to source or sink current, the device has to be in the high or low output state, not in the high-z state. An output of a tri-state buffer is in the high-z state. The buffer can a. source current to an output load. b. sink current from an output load. c. not source or sink current. FACET by Lab-Volt 249

Tri-State Output Digital Logic Fundamentals Current from a TTL device is source current: the device supplies current to an output load. Current from an output load to the TTL device is sink current: the device provides a current path from the load to ground. The output of a tri-state buffer is high (logic 1). The buffer can a. source current to an output load. b. sink current from an output load. c. not source or sink current. When the tri-state buffer input is high, the output is high (logic 1) because the top transistor (Q1) of the totem pole is turned on. CC (5 Vdc) through the Q1 collector-emitter, the resistor, and the red LED to ground. LED); the buffer is the source for the current to turn on the red light. The output of a tri-state buffer is low (logic 0). The buffer can a. source current to an output load. b. sink current from an output load. c. not source or sink current. 250 FACET by Lab-Volt

Digital Logic Fundamentals Tri-State Output When the tri-state buffer input is low, its output is low (logic 0) because the bottom transistor (Q2) of the totem pole is turned on. CC (5 Vdc) through the resistor, the green LED, and the Q2 collector-emitter to ground. the buffer sinks the current that turns on the green LED to ground. When both transistors in the totem pole output of a tri-state buffer are not conducting, the buffer can a. source current to an output load. b. sink current from an output load. c. not source or sink current. When the tri-state buffer is disabled, both transistors (Q1 and Q2) are turned off, and the output is in the high-z state. FACET by Lab-Volt 251

Tri-State Output Digital Logic Fundamentals In the high-z state, the tri-state buffer cannot source current to a load or sink current from a load because the buffer is effectively disconnected from the load. The bottom transistor in the totem pole output of a tri-state buffer is conducting current from an output load. The buffer is a. a current source for the output load. b. a current sink for the output load. c. in the high-z output state. PROCEDURE Locate the TRI-STATE OUTPUT and INPUT SIGNALS circuit blocks. Put a two-post connector in the terminals at BLOCK SELECT. 252 FACET by Lab-Volt

Digital Logic Fundamentals Tri-State Output Connect A at the INPUT SIGNALS circuit block to A (INPUT) at the TRI-STATE OUTPUT circuit block. Connect B at the INPUT SIGNALS circuit block to B (OUTPUT ENABLE) at the TRI-STATE OUTPUT circuit block. At the INPUT SIGNALS circuit block, set toggle switches A and B in the HIGH position. This puts a logic 1 (high) at the data input (INPUT) and at the enable input (OUTPUT ENABLE) of the tri-state buffer. With highs at INPUT and OUTPUT ENABLE, what is the logic state of the output? a. logic 0 b. logic 1 c. high-z FACET by Lab-Volt 253

Tri-State Output Digital Logic Fundamentals Connect the channel 1 probe of the oscilloscope to the OUTPUT of the tri-state buffer. Connect the probe ground clip to a ground terminal on the circuit board. tri-state buffer output is logic 1? a. yes b. no With highs at INPUT and OUTPUT ENABLE, is the tri-state buffer a source or a sink for the output current? a. source b. sink a. top b. bottom Is this schematic a valid representation of how the red LED connects to the tri-state buffer? a. no b. yes 254 FACET by Lab-Volt

Digital Logic Fundamentals Tri-State Output At the INPUT SIGNALS circuit block, set toggle switch A to the LOW position. This puts logic 0 (low) at the data input (INPUT). With a low at INPUT and a high at OUTPUT ENABLE, what is the logic state of the output? a. logic 0 b. logic 1 c. high-z tri-state buffer output is logic 0? a. yes b. no FACET by Lab-Volt 255

Tri-State Output Digital Logic Fundamentals With a low at INPUT and a high OUTPUT ENABLE, is the tri-state buffer a source or a sink for the output current? a. source b. sink a. top b. bottom Is this schematic a valid representation of how the green LED connects to the tri-state buffer? a. no b. yes At the INPUT SIGNALS circuit block, set toggle switch B to the LOW position. This puts a logic 0 (low) at the enable input (OUTPUT ENABLE) and at the data input (INPUT). 256 FACET by Lab-Volt

Digital Logic Fundamentals Tri-State Output With lows at INPUT and OUTPUT ENABLE, what is the logic state of the output? a. logic 0 b. logic 1 c. high-z With lows at INPUT and OUTPUT ENABLE, is the tri-state buffer a source or a sink for the output current? a. source b. sink conducting? a. top b. bottom CONCLUSION load. When a tri-state buffer output is in the high-z state, it does not source or sink current; there is no REVIEW QUESTIONS 1. A TTL device, such as a tri-state buffer, functions as a a. voltage device. b. capacitive device. c. current device. d. impedance device. FACET by Lab-Volt 257

Tri-State Output Digital Logic Fundamentals 2. A tri-state buffer can a. source current. b. sink current. c. have a high impedance output. d. All of the above. 3. This tri-state buffer is a. a current source. b. a current sink. c. in the high-z output state. d. not conducting. 4. This tri-state buffer is a. a current source. b. a current sink. c. in the high-z output state. d. not conducting. 5. When this tri-state buffer is sinking current, what transistor in the totem pole output circuit is conducting? a. top b. bottom c. top and bottom d. neither 258 FACET by Lab-Volt