Why new method? (stressed eye calibration)

Similar documents
IEEE 802.3ba 40Gb/s and 100Gb/s Ethernet Task Force 22th Sep 2009

BERT bathtub, TDP and stressed eye generator

TDEC for PAM4 ('TDECQ') Changes to clause 123, to replace TDP with TDECQ Draft 1. May 3rd 2016 Jonathan King

TDEC for PAM4 ('TDECQ') Changes to clause 123, to replace TDP with TDECQ Draft 1a. May 3 rd 2016 Jonathan King Finisar

Comment Supporting materials: The Reuse of 10GbE SRS Test for SR4/10, 40G-LR4. Frank Chang Vitesse

SRS test source calibration: measurement bandwidth (comment r03-9) P802.3cd ad hoc, 27 th June 2018 Jonathan King, Finisar

Based on IEEE 802.3ae Draft 3.1 Howard Baumer, Jurgen van Engelen Broadcom Corp.

Low frequency jitter tolerance Comments 109, 133, 140. Piers Dawe IPtronics. Charles Moore Avago Technologies

Jitter Fundamentals: Jitter Tolerance Testing with Agilent ParBERT. Application Note. Introduction

SHF Communication Technologies AG. Wilhelm-von-Siemens-Str. 23D Berlin Germany. Phone Fax

USB 3.1 Receiver Compliance Testing. Application Note

Photline ModBox. ModBox 850nm 28Gb/s Stress Eye 850 nm 28 Gb/s NRZ Stress Eye Modulation Unit. light.augmented. Performance Highlights FEATURES

400G CWDM8 10 km Optical Interface Technical Specifications Revision 1.0

SAS-2 6Gbps PHY Specification

Generating Jitter for Fibre Channel Compliance Testing

08-027r2 Toward SSC Modulation Specs and Link Budget

Jitter in Digital Communication Systems, Part 1

Real Time Jitter Analysis

MODEL AND MODEL PULSE/PATTERN GENERATORS

Improved 100GBASE-SR4 transmitter testing

ECEN620: Network Theory Broadband Circuit Design Fall 2014

Configuring the MAX3861 AGC Amp as an SFP Limiting Amplifier with RSSI

IEEE 802.3aq Task Force Dynamic Channel Model Ad Hoc Task 2 - Time variation & modal noise 10/13/2004 con-call

100G CWDM4 MSA Technical Specifications 2km Optical Specifications

Beta and Epsilon Point Update. Adam Healey Mark Marlett August 8, 2007

Prism. Jitter Modulator

Keysight Technologies M8062A 32 Gb/s Front-End for J-BERT M8020A High-Performance BERT

PAM4 Signaling in High Speed Serial Technology: Test, Analysis, and Debug APPLICATION NOTE

af-phy July 1996

T10/08-248r0 Considerations for Testing Jitter Tolerance Using the Inverse JTF Mask. Guillaume Fortin PMC-Sierra

DesignCon Analysis of Crosstalk Effects on Jitter in Transceivers. Daniel Chow, Altera Corporation

Analysis and Decomposition of Duty Cycle Distortion from Multiple Sources

2 Operation. Operation. Getting Started

Physical Layer Tests of 100 Gb/s Communications Systems. Application Note

University of New Hampshire InterOperability Laboratory Fast Ethernet Consortium

Comprehensive TP2 and TP3 Testing

Cost-Effective Traceability for Oscilloscope Calibration. Author: Peter B. Crisp Head of Metrology Fluke Precision Instruments, Norwich, UK

SHF Communication Technologies AG

Toward SSC Modulation Specs and Link Budget

High-Speed Serial IO Testing: Jitter Extraction & Bit-Error Rate Estimation. Serial Signaling Speed Trend

M.2 SSIC SM Electrical Test Specification Version 1.0, Revision 0.5. August 27, 2013

06-496r3 SAS-2 Electrical Specification Proposal. Kevin Witt SAS-2 Phy Working Group 1/16/07

Student Research & Creative Works

TDEC for PAM4 Potential TDP replacement for clause 123, and Tx quality metric for future 56G PAM4 shortwave systems

Parameter Symbol Condition Min Typ Max Unit. Data Input Specifications. SI Input Specifications. Parameter Symbol Condition Min Typ Max Unit

IEEE P802.3bm D Gb/s & 100 Gb/s Fiber Optic TF 1st Sponsor recirculation ballot comments

Agilent N4960A Serial BERT 32 and 17 Gb/s Data Sheet

MODEL GB/S BROADBAND AMPLIFIER

Related Documents sas1r05 - Serial Attached SCSI 1.1 revision r1 - SAS-1.1 Merge IT and IR with XT and XR (Rob Elliott, Hewlett Packard)

Probing Techniques for Signal Performance Measurements in High Data Rate Testing

Transmit Waveform Calibration for Receiver Testing. Kevin Witt & Mahbubul Bari Jan 15, r1

AUTOMOTIVE ETHERNET CONSORTIUM

Introduction to Jitter Techniques for High Speed Serial Technologies

High Speed Digital Design & Verification Seminar. Measurement fundamentals

SECQ and its sensitivity to measurement bandwidth

Keysight N4917B Optical Receiver Stress Test. User Guide

10GBASE-S Technical Feasibility

TITLE. Capturing (LP)DDR4 Interface PSIJ and RJ Performance. Image. Topic: Topic: John Ellis, Synopsys, Inc. Topic: malesuada blandit euismod.

All About the Acronyms: RJ, DJ, DDJ, ISI, DCD, PJ, SJ, Ransom Stephens, Ph.D.

Dual-Rate Fibre Channel Repeaters

Bit Error Rate Tester BERTScope BSA Series Datasheet

DFEEYE Reference Receiver Solutions for SAS-2 Compliance Testing r0

Date: October 4, 2004 T10 Technical Committee From: Bill Ham Subject: SAS 1.1 PHY jitter MJSQ modifications

ECEN720: High-Speed Links Circuits and Systems Spring 2017

Jitter Fundamentals: Agilent ParBERT Jitter Injection and Analysis Capabilities. Application Note. Jitter Fundamentals

TDECQ results is function of the 4th-order B-T filter roll-off stop frequency. We are proposing to mandate the minimum roll-off stop frequency.

40 AND 100 GIGABIT ETHERNET CONSORTIUM

PHYS225 Lecture 15. Electronic Circuits

Jitter Measurements using Phase Noise Techniques

Additional PAM4 transmitter constraints (comments 52, 54, 57, 59, 27) 802.3cd interim, Pittsburgh, May 2018 Jonathan King, Chris Cole, Finisar

AC : EVALUATING OSCILLOSCOPE SAMPLE RATES VS. SAM- PLING FIDELITY

1Gbps to 12.5Gbps Passive Equalizer for Backplanes and Cables

Laboratory 3 (drawn from lab text by Alciatore)

Keysight Technologies Lightwave Catalog

Laboratory Experience #5: Digital Spectrum Analyzer Basic use

Fibre Channel Consortium

Characterizing High-Speed Oscilloscope Distortion A comparison of Agilent and Tektronix high-speed, real-time oscilloscopes

CERTIFICATE OF CALIBRATION

PCI Express Receiver Design Validation Test with the Agilent 81134A Pulse Pattern Generator/ 81250A ParBERT. Product Note

Jitter analysis with the R&S RTO oscilloscope

ULTRASCALE DDR4 DE-EMPHASIS AND CTLE FEATURE OPTIMIZATION WITH STATISTICAL ENGINE FOR BER SPECIFICATION

3.2 Measuring Frequency Response Of Low-Pass Filter :

A New Method for Receiver Tolerance Testing Using Crest Factor Emulation

OIF CEI 6G LR OVERVIEW

SV2C 28 Gbps, 8 Lane SerDes Tester

PROLABS XENPAK-10GB-SR-C

A Fully Integrated 20 Gb/s Optoelectronic Transceiver Implemented in a Standard

Simplifying Validation and Debug of USB 3.0 Designs

Moku:Lab. Specifications INSTRUMENTS. Moku:Lab, rev

Characterization and Compliance Testing for 400G/PAM4 Designs. Project Manager / Keysight Technologies

Flexible Signal Conditioning with the Help of the Agilent 81134A Pulse Pattern Generator

NRZ CHIP-CHIP. CDAUI-8 Chip-Chip. Tom Palkert. MoSys 12/16/2014

Bit Error Rate Tester BERTScope BSA Series Data Sheet

Synchronizing Transmitter Jitter Testing with Receiver Jitter Tolerance

Using Signaling Rate and Transfer Rate

10 GIGABIT ETHERNET CONSORTIUM

IEEE Std 802.3ap (Amendment to IEEE Std )

Optoelectronic Components Testing with a VNA(Vector Network Analyzer) VNA Roadshow Budapest 17/05/2016

Understanding Apparent Increasing Random Jitter with Increasing PRBS Test Pattern Lengths

100G SR4 TxVEC Update. John Petrilla: Avago Technologies May 15, 2014

Transcription:

Why new method? (stressed eye calibration) Problem Random noises (jitter, RIN, etc.), long pattern DDJ, and the Golden PLL cloud the ability to calibrate deterministic terms Knob setting are interdependent Goals Be able to calibrate with short patterns Eliminate low frequency terms from calibration so Golden PLL is not required Eliminate BER scan for jitter cal

Knobs o Filter BW (vertical closure due to ISI) difficult to change, moderate control o Filter amplitude/phase response vs frequency difficult to change, moderate control o Added sine signal amplitude easy to change, high control o Added sine signal frequency (not critical but must have limits) easy to change, high control o Sine jitter magnitude easy to change (to a point ), good control o Sine jitter frequency profile easy to change, high control o Optical attenuator easy to change, good control o Calibration pattern easy to change, high control o Test pattern easy to change, high control

Jitter issues The old jitter values were typically 0.3 high probability and 0.21 low probability for 0.51 UI t total jitter pk-pk at 1e-12. Do we want to emulate all jitter with only high probability? With the proposed approach, I see no alternative. So, it begs the questions of whether we should cal to the same pk-pk. This would be conservative but probably harsh. Some amount of low probability jitter will most likely exist in a test source, but we re trying to minimize and not otherwise specify this

Gain/phase flatness and patterns For improved visibility for calibration, it is imperative that the Bessel-Thomson filter and all other elements in the signal path (cables, DC blocks, E/O converter etc.) have wide and flat frequency response and linear phase response throughout the spectrum of interest (what can we recommend?). Baseline wander and overshoot and undershoot should be minimized. If this is achieved, then data dependent effects should be minimal, and short data patterns (K28.5s? A05F? PRBS7?) can be used for calibration with the benefit of providing much improved trace visibility on sampling oscilloscopes. Actual patterns for testing the receiver shall be as specified in Table???.

RIN, etc. To further improve visibility for calibration, random noise effects such as RIN and random clock jitter should also be minimized.

Other The Bessel-Thomson filter should have a 3 db corner frequency of approximately 5 GHz to result in the appropriate level of initial ISI eye closure before the sinusoidal terms are added. The frequency response tolerance shall be given in Table???. The O/E converter should be fast and linear such that the waveshape and edge rates are predominantly controlled or limited by the electrical circuitry. Electrical summing of the sinusoidal AM signal before the E/O is an option to avoid the 2 nd optical source, but high linearity is mandatory.

Calibration steps Set data rate Set the extinction ratio to approximately 3 db (square wave pattern). Turn on the calibration pattern Observe the ISI closure on the oscilloscope (on the order of 1 db) Turn on the sinusoidal AM to develop YYY pk-pk jitter. (Note - what value for YYY? This value should represent reasonable worst case realistic stress for pulse shrinkage and BLW, but also bounded so that unrealistic situations are not created. This is in part why I added filter induced ISI). Be sure to not consider any random jitter. The frequency for the sinusoidal AM signal can be from 100 MHz to 2 GHz. Add sine jitter not less than the specifications in???. (Note - this is the SJ template, but how much do we add now? Do we emulate RJ and all other unnamed jitter too?). Since a clock recovery unit is not involved in calibration, a frequency above 4 MHz is required. Adjust the optical attenuator to achieve the inner eye amplitude = stressed_oma VECP. Do not consider random noise. Switch to actual test pattern