ECEN620: Network Theory Broadband Circuit Design Fall 2012

Similar documents
ECEN620: Network Theory Broadband Circuit Design Fall 2014

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010

ECEN620: Network Theory Broadband Circuit Design Fall 2014

ECEN620: Network Theory Broadband Circuit Design Fall 2012

High-Speed Serial Interface Circuits and Systems

Self-Biased PLL/DLL. ECG minute Final Project Presentation. Wenlan Wu Electrical and Computer Engineering University of Nevada Las Vegas

Other Effects in PLLs. Behzad Razavi Electrical Engineering Department University of California, Los Angeles

Design and noise analysis of a fully-differential charge pump for phase-locked loops

Research on Self-biased PLL Technique for High Speed SERDES Chips

ECEN620: Network Theory Broadband Circuit Design Fall 2014

Chapter 13: Introduction to Switched- Capacitor Circuits

EE290C - Spring 2004 Advanced Topics in Circuit Design High-Speed Electrical Interfaces. Announcements

A Low-Jitter Phase-Locked Loop Based on a Charge Pump Using a Current-Bypass Technique

Lecture 23: PLLs. Office hour on Monday moved to 1-2pm and 3:30-4pm Final exam next Wednesday, in class

Lecture 3 Switched-Capacitor Circuits Trevor Caldwell

Introduction to CMOS RF Integrated Circuits Design

Taheri: A 4-4.8GHz Adaptive Bandwidth, Adaptive Jitter Phase Locked Loop

ECEN689: Special Topics in Optical Interconnects Circuits and Systems Spring 2016

ECEN720: High-Speed Links Circuits and Systems Spring 2017

DESIGN AND VERIFICATION OF ANALOG PHASE LOCKED LOOP CIRCUIT

Low Power, Wide Bandwidth Phase Locked Loop Design

INF4420 Switched capacitor circuits Outline

Design of High Performance PLL using Process,Temperature Compensated VCO

Self Biased PLL/DLL. ECG 721 Memory Circuit Design (Spring 2017) Dane Gentry 4/17/17

Energy Efficient and High Speed Charge-Pump Phase Locked Loop

INF4420. Switched capacitor circuits. Spring Jørgen Andreas Michaelsen

/$ IEEE

Project #3 for Electronic Circuit II

ECE1352. Term Paper Low Voltage Phase-Locked Loop Design Technique

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012

THE reference spur for a phase-locked loop (PLL) is generated

Phase Locked Loops, Report Writing, Layout Tuesday, April 5th, 9:15 11:00

PHASE LOCKED LOOP DESIGN

ECEN474: (Analog) VLSI Circuit Design Fall 2012

Designing Nano Scale CMOS Adaptive PLL to Deal, Process Variability and Leakage Current for Better Circuit Performance

Design of Phase Locked Loop as a Frequency Synthesizer Muttappa 1 Akalpita L Kulkarni 2

Low Power Phase Locked Loop Design with Minimum Jitter

Lecture 160 Examples of CDR Circuits in CMOS (09/04/03) Page 160-1

Analysis and Design of a Low-Power Low-Noise CMOS Phase-Locked Loop

INF4420. Outline. Switched capacitor circuits. Switched capacitor introduction. MOSFET as an analog switch 1 / 26 2 / 26.

High Speed Communication Circuits and Systems Lecture 14 High Speed Frequency Dividers

Design of Analog CMOS Integrated Circuits

CHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC

Analysis and Design of Analog Integrated Circuits Lecture 20. Advanced Opamp Topologies (Part II)

Design of a programmable CMOS Charge-Pump for phaselocked loop synthesizers

Fast Digital Calibration of Static Phase Offset in Charge-Pump Phase-Locked Loops

INF4420 Phase locked loops

Phase Locked Loop Design for Fast Phase and Frequency Acquisition

THE BASIC BUILDING BLOCKS OF 1.8 GHZ PLL

ECEN325: Electronics Summer 2018

IN the design of the fine comparator for a CMOS two-step flash A/D converter, the main design issues are offset cancelation

ECEN620: Network Theory Broadband Circuit Design Fall 2014

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012

Sudatta Mohanty, Madhusmita Panda, Dr Ashis kumar Mal

ISSN:

(12) Patent Application Publication (10) Pub. No.: US 2003/ A1

Designing of Charge Pump for Fast-Locking and Low-Power PLL

Design of Low Power CMOS Startup Charge Pump Based on Body Biasing Technique

A Low-Jitter MHz DLL Based on a Simple PD and Common-Mode Voltage Level Corrected Differential Delay Elements

A Random and Systematic Jitter Suppressed DLL-Based Clock Generator with Effective Negative Feedback Loop

A Dual-Step-Mixing ILFD using a Direct Injection Technique for High- Order Division Ratios in 60GHz Applications

DESIGN OF MULTIPLYING DELAY LOCKED LOOP FOR DIFFERENT MULTIPLYING FACTORS

Optimization of Digitally Controlled Oscillator with Low Power

Available online at ScienceDirect. International Conference On DESIGN AND MANUFACTURING, IConDM 2013

DAT175: Topics in Electronic System Design

Behavior Model of Noise Phase in a Phase Locked Loop Employing Sigma Delta Modulator

SWITCHED CAPACITOR CIRCUITS

Tuesday, March 29th, 9:15 11:30

FRACTIONAL-N FREQUENCY SYNTHESIZER DESIGN FOR RFAPPLICATIONS

A New Phase-Locked Loop with High Speed Phase Frequency Detector and Enhanced Lock-in

A PLL with 30% Jitter Reduction Using Separate Regulators

A 2.2GHZ-2.9V CHARGE PUMP PHASE LOCKED LOOP DESIGN AND ANALYSIS

Study and Implementation of Phase Frequency Detector and Frequency Divider 45nm using CMOS Technology

Lecture 7: Components of Phase Locked Loop (PLL)

Digital Dual Mixer Time Difference for Sub-Nanosecond Time Synchronization in Ethernet

Electronics Design Laboratory Lecture #6. ECEN2270 Electronics Design Laboratory

320MHz Digital Phase Lock Loop. Patrick Spinney Department of Electrical Engineering University of Maine

6.776 High Speed Communication Circuits Lecture 23. Design of Fractional-N Frequency Synthesizers and Bandwidth Extension Techniques

Design of an Efficient Phase Frequency Detector for a Digital Phase Locked Loop

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010

Design Challenges In Multi-GHz PLL Frequency Synthesizers

HMC3716LP4E FREQUENCY DIVIDERS AND DETECTORS - SMT. Typical Applications. General Description. Functional Diagram

ECE 658 Project - Delay Locked Loop Design. Y. Sinan Hanay

A 1.2-to-1.4 GHz low-jitter frequency synthesizer for GPS application

SiNANO-NEREID Workshop:

A CMOS Phase Locked Loop based PWM Generator using 90nm Technology Rajeev Pankaj Nelapati 1 B.K.Arun Teja 2 K.Sai Ravi Teja 3

A Low Area, Switched-Resistor Loop Filter Technique for Fractional-N Synthesizers Applied to a MEMS-based Programmable Oscillator

Delay-Locked Loop Using 4 Cell Delay Line with Extended Inverters

Chapter 2 Analysis of Quantization Noise Reduction Techniques for Fractional-N PLL

A Fully Integrated CMOS Phase-Locked Loop With 30MHz to 2GHz Locking Range and ±35 ps Jitter

D f ref. Low V dd (~ 1.8V) f in = D f ref

Advanced Analog Integrated Circuits. Precision Techniques

A Novel High Efficient Six Stage Charge Pump

DESIGN AND ANALYSIS OF PHASE-LOCKED LOOP AND PERFORMANCE PARAMETERS

Integrated Circuit Design for High-Speed Frequency Synthesis

Analysis and Design of Analog Integrated Circuits Lecture 8. Cascode Techniques

Lecture 11: Clocking

AN ABSTRACT OF THE THESIS OF

ECEN474/704: (Analog) VLSI Circuit Design Fall 2016

Transcription:

ECEN620: Network Theory Broadband Circuit Design Fall 2012 Lecture 11: Charge Pump Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University

Announcements & Agenda Exam 1 is on Wed. Oct 3 One double-sided 8.5x11 notes page allowed Bring your calculator 2 reference exams posted on the website, but no solutions available Charge pump circuits Basic operation Techniques to improve static and dynamic current source matching 2

References Design of Integrated Circuits for Optical Communications, B. Razavi, McGraw-Hill, 2003. First Time, Every Time Practical Tips for Phase-Locked Loop Design, D. Fischette, IEEE Tutorial, 2009. Additional PLL/charge-pump papers that I will post on the website 3

Charge-Pump PLL Circuits Phase Detector Charge-Pump Loop Filter VCO Divider 4

Charge Pump VDD I UP Charging VCO Control Voltage DOWN I Discharging C 1 R C 2 VSS Converts PFD output signals to charge Charge is proportional to PFD pulse widths PFD-CP Gain: 1 2π I CP 5

Charge Pump Implementations Single-Ended Fully Differential [Perrott] [Li TCAS1 2008] 6

Simple Charge Pump [Razavi] Issues Skew between UPB and DN control signals Matching of UP/DN current sources Clock feedthrough and charge injection from switches onto V ctrl Charge sharing between current source drain nodes capacitance and V ctrl 7

Simple Charge Pump Skew Compensation [Razavi] Adding a transmission gate in the DN signal path helps to equalize the delay with the UPB signal for better overlap between the UP and DN current sources 8

Charge Pump Mismatch Ideal locked condition, but CP mismatch Actual locked condition w/ CP mismatch [Razavi] Recall that in order to eliminate the PLL deadzone, both UP and DN current sources should be on for a minimum period PLL will lock with static phase error if there is a charge pump mismatch Extra ripple on Vctrl Results in frequency domain spurs at the reference clock frequency offset from the carrier 9

PLL Output Spectrum w/ Spurs [Fischette] A 5GHz clock synthesized with a PLL utilizing a 200MHz reference clock Spurs appear at ±f ref relative to the carrier frequency 10

Charge Sharing on V ctrl [Razavi] When switches are off, the PMOS current source drain discharges to VDD and the NMOS current source drain discharges to GND When switches are on, charge sharing occurs between the loop filter capacitance and these current source drain nodes, causing a level-dependent disturbance on V ctrl 11

Charge Pump w/ Improved Matching Parallel path keeps current sources always on Amplifier keeps current source Vds voltages constant resulting in reduced transient current mismatch (charge sharing) [Young JSSC 1992] 12

Charge Pump w/ Reversed Switches Swapping switches reduces charge injection MOS caps (Md1-4) provide extra charge injection cancellation Helper transistors Mx and My quickly turn-off current sources Dummy branch helps to match PFD loading Helps with charge injection, but charge sharing is still an issue [Ingino JSSC 2001] 13

Fully-Differential Charge Pump CMFB loop adjusts the top current sources to match I CP at the differential loop filter common-mode level 14

Everything But The Kitchen Sink [Cheng TCAS2 2006] This fully-differential charge pump uses many techniques to match the UP/DN current sources and mitigate charge injection and charge sharing Dummy path with feedback amplifiers to match current source V DS Dummy switches M1 and M3 provide charge injection cancellation CMFB circuit matches UP/DN current at the filter common-mode output Left and right-most feedback loop improve matching considering the differential loop filter control voltage Additional PMOS current sources M11 & M12 extend matching over a wide voltage range 15

Improved Matching w/ Differential Output [Cheng TCAS2 2006] The CMFB loop compensates for current source mismatch at the common-mode level However, it cannot compensate for current source mismatch due to the differential control output voltage, as this voltage is symmetric with the common-mode Additional feedback networks (OP1 & OP2) provide for improved matching with the differential control output voltage 16

Additional Current Variation Suppression [Cheng TCAS2 2006] While matching is good at the control voltage extremes, the absolute current value falls due to finite current source output resistance Additional PMOS current sources M1 and M2 provide additional NMOS current when the single-ended control voltage is low, which the main PMOS current source then tracks via feedback This extends the voltage range over which the absolute charge pump current matches its nominal value 17

Next Time Loop Filter Circuits 18

2024 © hobbydocbox.com Privacy Policy | Terms of Service | Feedback