FULLY INTEGRATED CURRENT-MODE SUBAPERTURE CENTROID CIRCUITS AND PHASE RECONSTRUCTOR Alushulla J. Ambundo 1 and Paul M. Furth 2

Similar documents
FULLY INTEGRATED CURRENT-MODE SUBAPERTURE CENTROID CIRCUITS AND PHASE RECONTRUCTOR. ALUSHULLA JACK AMBUNDO, B.Sc.E.E

Sensor. Sensor 1,1 1,2. Sensor. Sensor 2,2 2, x-trans y-trans. i x

HIGH-SPEED IMAGE CENTROID COMPUTATION CIRCUITS IMPLEMENTED IN ANALOG VLSI ANANTH BASHYAM, B.E. A thesis submitted to the Graduate School

444 Index. F Fermi potential, 146 FGMOS transistor, 20 23, 57, 83, 84, 98, 205, 208, 213, 215, 216, 241, 242, 251, 280, 311, 318, 332, 354, 407

Basic Layout Techniques

EE 330 Laboratory 7 MOSFET Device Experimental Characterization and Basic Applications Spring 2017

ELEC 350L Electronics I Laboratory Fall 2012

High Voltage Operational Amplifiers in SOI Technology

FDTD SPICE Analysis of High-Speed Cells in Silicon Integrated Circuits

18-Mar-08. Lecture 5, Transistor matching and good layout techniques

A STABLE AND HIGH-SPEED CMOS IMAGE CENTROID COMPUTATION CIRCUIT KARTHIK REDDY KOTHAPALLI, B.E. A thesis submitted to the Graduate School

Active Decap Design Considerations for Optimal Supply Noise Reduction

CMOS Digital Logic Design with Verilog. Chapter1 Digital IC Design &Technology

Winner-Take-All Networks with Lateral Excitation

Memristor Load Current Mirror Circuit

EE 230 Lab Lab 9. Prior to Lab

Design of a Voltage Reference based on Subthreshold MOSFETS

CMOS Circuit for Low Photocurrent Measurements

THE demand for analog circuits which can operate at low

Low Power Op-Amp Based on Weak Inversion with Miller-Cascoded Frequency Compensation

Comparison between Analog and Digital Current To PWM Converter for Optical Readout Systems

ENEE 307 Laboratory#2 (n-mosfet, p-mosfet, and a single n-mosfet amplifier in the common source configuration)

Atypical op amp consists of a differential input stage,

Adaptive Resonance Theory Microchips

Operational Amplifier with Two-Stage Gain-Boost

Rail to rail CMOS complementary input stage with only one active differential pair at a time

LOGARITHMIC PROCESSING APPLIED TO NETWORK POWER MONITORING

A NOVEL DESIGN OF CURRENT MODE MULTIPLIER/DIVIDER CIRCUITS FOR ANALOG SIGNAL PROCESSING

Design and Implementation of Current-Mode Multiplier/Divider Circuits in Analog Processing

University of Pittsburgh

Keywords - Analog Multiplier, Four-Quadrant, FVF Differential Structure, Source Follower.

Wavefront Sensing In Other Disciplines. 15 February 2003 Jerry Nelson, UCSC Wavefront Congress

LOW CURRENT REFERENCES WITH SUPPLY INSENSITIVE BIASING

HIGH GAIN, HIGH BANDWIDTH AND LOW POWER FOLDED CASCODE OTA WITH SELF CASCODE AND DTMOS TECHNIQUE

IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 02, 2016 ISSN (online):

ALow Voltage Wide-Input-Range Bulk-Input CMOS OTA

Designing Of A New Low Voltage CMOS Schmitt Trigger Circuit And Its Applications on Reduce Power Dissipation

An Analog Phase-Locked Loop

ECE520 VLSI Design. Lecture 2: Basic MOS Physics. Payman Zarkesh-Ha

ECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers

Lecture-45. MOS Field-Effect-Transistors Threshold voltage

NOVEL OSCILLATORS IN SUBTHRESHOLD REGIME

INF4420. Switched capacitor circuits. Spring Jørgen Andreas Michaelsen

UNIT-1 Bipolar Junction Transistors. Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press

Design of High-Speed Op-Amps for Signal Processing

DESIGN AND ANALYSIS OF SUB 1-V BANDGAP REFERENCE (BGR) VOLTAGE GENERATORS FOR PICOWATT LSI s.

LOW POWER FOLDED CASCODE OTA

Hartmann-Shack sensor ASIC s for real-time adaptive optics in biomedical physics

INF4420 Switched capacitor circuits Outline

Designing Information Devices and Systems II Fall 2017 Note 1

Chapter 4. CMOS Cascode Amplifiers. 4.1 Introduction. 4.2 CMOS Cascode Amplifiers

STATISTICAL DESIGN AND YIELD ENHANCEMENT OF LOW VOLTAGE CMOS ANALOG VLSI CIRCUITS

ANALOG circuits require, in general, a set of bias currents

A Novel Low Power Profile for Mixed-Signal Design of SARADC

International Journal of ChemTech Research CODEN (USA): IJCRGG ISSN: Vol.7, No.2, pp ,

IN digital circuits, reducing the supply voltage is one of

Development of a Low-order Adaptive Optics System at Udaipur Solar Observatory

IN RECENT years, low-dropout linear regulators (LDOs) are

THE CCD RIDDLE REVISTED: SIGNAL VERSUS TIME LINEAR SIGNAL VERSUS VARIANCE NON-LINEAR

PROCEEDINGS OF SPIE. Measurement of low-order aberrations with an autostigmatic microscope

Open-loop performance of a high dynamic range reflective wavefront sensor

Study of Differential Amplifier using CMOS

PROCESS and environment parameter variations in scaled

Class-AB Low-Voltage CMOS Unity-Gain Buffers

A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER

ECE520 VLSI Design. Lecture 5: Basic CMOS Inverter. Payman Zarkesh-Ha

Chapter 13: Introduction to Switched- Capacitor Circuits

Design of a Folded Cascode Operational Amplifier in a 1.2 Micron Silicon-Carbide CMOS Process

Performance of CMOS and Floating-Gate Full-Adders Circuits at Subthreshold Power Supply

A 24 V Chopper Offset-Stabilized Operational Amplifier with Symmetrical RC Notch Filters having sub-10 µv offset and over-120db CMRR

Transconductance Amplifier Structures With Very Small Transconductances: A Comparative Design Approach

Digital Signature Generator for Mixed-Signal Testing

Microelectronics Circuit Analysis and Design

Short Channel Bandgap Voltage Reference

Analysis and Design of Analog Integrated Circuits Lecture 6. Current Mirrors

Laboratory #9 MOSFET Biasing and Current Mirror

PROJECT ON MIXED SIGNAL VLSI

Adaptive Optics for LIGO

Chapter 2 CMOS at Millimeter Wave Frequencies

Paul M. Furth and Andreas G. Andreou. The Johns Hopkins University We ignore the eect of a non-zero drain conductance

A Fully Programmable Novel Cmos Gaussian Function Generator Based On Square-Root Circuit

[Kumar, 2(9): September, 2013] ISSN: Impact Factor: 1.852

Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem

ECEN689: Special Topics in Optical Interconnects Circuits and Systems Spring 2016

Self-timed Refreshing Approach for Dynamic Memories

Lecture Integrated circuits era

Introduction to VLSI ASIC Design and Technology

PSD Characteristics. Position Sensing Detectors

1 FUNDAMENTAL CONCEPTS What is Noise Coupling 1

Proposed Adaptive Optics system for Vainu Bappu Telescope

FOR applications such as implantable cardiac pacemakers,

Extreme Temperature Invariant Circuitry Through Adaptive DC Body Biasing

Digital Electronics. Assign 1 and 0 to a range of voltage (or current), with a separation that minimizes a transition region. Positive Logic.

Gechstudentszone.wordpress.com

A 2-V 10.7-MHz CMOS Limiting Amplifier/RSSI

Chapter 11. Differential Amplifier Circuits

CMOS Instrumentation Amplifier with Offset Cancellation Circuitry for Biomedical Application

A Compact 2.4V Power-efficient Rail-to-rail Operational Amplifier. Strong inversion operation stops a proposed compact 3V power-efficient

Integrated Circuit Amplifiers. Comparison of MOSFETs and BJTs

Microelectronics Exercises of Topic 5 ICT Systems Engineering EPSEM - UPC

Transcription:

FULLY NTEGRATED CURRENT-MODE SUBAPERTURE CENTROD CRCUTS AND PHASE RECONSTRUCTOR Alushulla J. Ambundo 1 and Paul M. Furth 1 Mixed-Signal-Wireless (MSW), Texas nstruments, Dallas, TX aambundo@ti.com Dept. of Electrical & Computer Engineering, New Mexico State Univ., Las Cruces, NM pfurth@nmsu.edu Abstract This work describes a single-chip solution to the problem of phase reconstruction of an aberrated plane wave. n this solution we amplify a current generated by a CMOS imager, compute the second derivative and inject it directly into a resistive grid in one chip. Four large photodiodes, arranged as a quad cell, generate continuous photocurrents in the picoampere range. We use the translinear characteristics of MOS transistors operating in the subthreshold region to linearly amplify each photocurrent and normalize them by the sum of the photocurrents in the quad cell. Thus, our centroid computation is independent of the absolute light intensity. The finite difference computation is achieved through current summation at the nodes on the resistive grid. This work describes the design, analysis and characterization to solve the problem of computing the phase of an incoming wavefront. ntroduction Compared to digital signal processing, analog signal processing is proving to be the way forward in large-scale neural computation. Analog processing has higher possible bandwidth and, given that the Metal Oxide Semiconductor (MOS) devices operate in the subthreshold region, power consumption is extremely low. Sensory data is in the analog domain and thus compatibility to higher-level analog signal processing blocks is guaranteed. There is no need for costly analog-to-digital (A/D) conversions. Further, current-mode operation provides circuit simplicity, higher operating speed, low power dissipation and wide dynamic range. Finally, low power circuits implemented in subthreshold occupy small silicon area, thus leading to higher yield.

The motivation behind this work is to come up with a single chip solution that will reconstruct the phase of an aberrated plane wave incident upon a surface. t is based on research previously published by Furth and Clark [1] in which centroid computations and wave reconstruction are not integrated on one chip. Lenslets focus the slope of the phase onto a spot, which represents the first derivative of the phase. The purpose of our centroid circuit is to determine the position of the focused spot. Signals from the centroid circuit are then processed and injected into a resistive grid, which does phase reconstruction [] by solving Poisson s equation. n this work we are able to integrate the centroid computation, the second derivative and phase reconstruction on one chip. Figure 1 depicts a brief summary of the project implementation. Further hardware testing was carried out on a previously fabricated chip to verify the translinear principle. Aberrated wavefront Lenslets Finite difference R + - inj V node R + - inj V node R + - 1st derivative of phase inj V node R recontructed phase Focused spot location Resistive grid Figure 1 One-dimensional diagram of fully integrated current-mode subaperture centroid circuits and phase reconstructor.

The second derivative can be computed by taking the difference between the centroid currents at neighboring quad cells. Equation (1) shows the unnormalized second derivative along the x-axis while equation () shows the same along the y-axis. The resistive grid then yields the solution to the Poisson's equation, i.e. reconstructs the phase of the wavefront. u x u x ( ) ( ) out11 out1 out3 out4 out13 out14 out1 out ( ) ( ) out11 out13 out3 out34 out1 out14 out31 out33 (1) () [1,1] [1,3] out 1,1 out1,3 out,3 out,1 [,1] [,3] V x [1,] [1,4] out1,4 out 1, out, out,4 [,] [,4] V y Figure Current injection into a x resistive grid along the x-axis. x Figure shows how currents are injected into the resistive grid. Consider node V. Currents out1, 1, out1,, out, 3 and out, 4 are amplified photocurrents generated by sensor s [1,1],[1,],[,3] and [,4] respectively. Using PMOS low voltage current mirrors these currents are sourced into node V. Next, currents out1, 3, out1, 4, x out,1 and out, are amplified photocurrents generated by sensor s [1,3] [1,4], [,1] and [,] respectively. Using NMOS low voltage current mirrors these currents are sunk out of node V x. Further we need to keep the centroid computation insensitive to light intensity. According to [3] we can determine the x and y tilt of the wavefront averaged over the subaperture defined by the lenslet using a difference between neighbors divided by the sum of all the photocurrents in a centroid. The normalized second derivative along the x-

axis is now given by (4) while the normalized second derivative along the y-axis is given by (5). x y u u ( photo11 photo1 photo3 photo4 ) ( ) photo11 photo1 photo13 photo14 ( photo11 photo13 photo3 photo34 ) ( ) photo11 photo13 photo1 photo14 ( photo13 photo14 photo1 photo ) ( ) photo1 photo photo3 photo4 ( photo1 photo14 photo31 photo33 ) ( ) photo31 photo3 photo34 photo33 ( 4) ( 5) n designing a current we make use of the translinear loop principle [4]. This principle should hold as long as the source to bulk voltage is made equal to zero or constant [6]. Using the translinear principle on the current and looking at the loop -A- B-C- of Figure 3 we are able to generate the following relation: V CW CCW V + V V 0 (3) 1 3 4 Assuming κ 1 κ κ3 κ 4 that the gate-to-source voltages are approximately given by V GS VT κ ln S D o it follows that V T κ 1 ln S 0 ln S o 3 ln S o 4 ln S o 0 (4) 1 34 ln ln (5) So S o f the device dimensions are similar then 1 3 4 or out 1 4. 3

V DD V DD M1 V 1 B V 3 M3 4 out 1 A M C 3 V 4 M4 V photodiode V SS Figure 3 Simple Current [4 and 5] As equations (4) and (5) suggest the normalizing current is the sum of the currents going into each of the sense s, we generate a copy of the photocurrent going into the sense so that we can feed it back to the summing node (Figure 4). Using low-voltage cascode current mirrors [7] a modified current is shown in Figure 4. M4 M5 M14 VD D M15 M16 M17 M18 M6 ph 1 photodiode M1 M7 A V M19 B Mcasc1 D M M9 4 i 1 V3 ph1 M3 M10 M0 M1 M M3 scaler outp outp outn outn M11 M1 M13 V1 M5 M6 V4 M4 M7 M8 VSS Figure 4 Modified current that computes the centroid by dividing by the sum of the four photocurrents in the quad cell.

Simulations generated from hooking up a two by two resistive grid (Figure 5) are shown in Figure 6. NMOS and PMOS devices connected as a transmission gate and operated in subthreshold make pseudo resistors that replace all resistors in the resistive grid. [1,1] [1,3] [,1] [,3] V top [1,] [1,4] [,] [,4] V left V right V node [3,1] [3,3] [4,1] [4,3] [3,] [3,4] V bott [4,] [4,4] Figure 5 Two by two resistive grid. For a change along the y-axis, photocurrents going into sensor s [1,1] [1,3] [,1] [,3] [3,] [3,4] [4,] and [4,4] are varied from 0.1pA to 9.9pA while photocurrents going into sensor s [1,] [1,4] [,] [,4] [3,1] [3,3] [4,1] and [4,3] are varied from 9.9pA to 0.1pA. Here we expect V right and V left to have a higher voltage than Vtop and V bott. We also increase the total intensity of the incoming currents to see what effect it will have on the overall behavior of the circuit. This is a test for normalization; an increase in photocurrent should have no effect on the node voltage.

Figure 6 shows thatv right and V left have higher voltages than V top and V bott since there is little activity along the x-axis. Figure 6 Simulated node voltages for y-axis variation of a two by two phase reconstructor using pseudo-resistors. The three curves on the left correspond to a total photocurrent of 10pA, whereas the three curves on the right correspond to a total photocurrent of 0pA. Note that the voltage response is virtually independent of the absolute light intensity, or total photocurrent.

Figure 7 Simulated voltages for the three by three pseudo resistive grid in response to the y-axis variations in the input photocurrents. Simulations were also done on a three by three-resistive grid and the results are shown in Figure 7. To show that normalization has been achieved we have increased the current to 19.8 pa for comparison. From Figure 7 we may also note that node voltages do not change with an increase in photocurrent. Further V1 and V voltages have been offset by.5mv for clarity. We then went into the laboratory to verify that the cell is going to work. Using a transistor array that we designed and tested using the 0.5-µm AM n-well process, we verified the operation of the basic translinear. Results in Figure 8 show that the actual measured data may be split into two regions. Region A is a high gain region. This region is characterized by a steep slope. n this region leakage currents are on the order of the photocurrents that we are injecting into the. Region B has reduced gain, very close to the ideal value. This implies that working in this region will give results that are concurrent with the translinear principle. This is true because as we increase the photocurrents, κ could be changing as a function of V SB.

Figure 8 Plots of output current versus input photo current. shown below. Further we make a layout for the cell and the quad cell. The proposed layout is Figure 9 Proposed chip layout.

Summary This work has dealt with phase reconstruction based on centroid location. The motivation behind this project was to come up with a single chip solution that will reconstruct the phase of a plane wave incident upon a surface. We need to keep the centroid computation independent to light intensity. This is achieved using normalization. According to [3] we can determine the x and y phase of the wavefront averaged over the subaperture defined by the lenslet using a difference between neighbors divided by the sum of all the photocurrents in a centroid. n the current solution lenslets focus the phasal orientation onto a spot and our centroid circuit should be able to determine the position of the focused spot. Signals from the centroid circuit are then injected into a resistive grid, which does phase reconstruction by giving a solution to Poisson s equation. Further, simulations are done to verify operation at the cell level. Based on the work by Meitzler and Andreou [8] we expect the circuit simulator not to converge for large dimensional systems. We therefore performed simulations for a two by two-resistive grid and hooked up the whole system, predicting that the system is going to conform to theory. We also did a simulation for a three by three-resistive grid. We should note that in this case we are simulating a total of approximately 1400 devices. This work will only be complete once we are able to read out the voltages at the nodes from the resistive grid. With this in mind, we need to be able to define the boundary conditions. deally integrating the photo detector, Poisson equation solver and voltage to phase conversion in one chip will make the system very compact. References [1] P. M Furth and N. Clark, Analog VLS Subaperture Centroid Circuits, Proc. 7 th NASA Symp. VLS Design, Albuquerque, NM, Oct. 1998. [] Ramirez Angulo, J. Treece, K Deyoung M., Real time Solution of Laplace Equation Using Analog VLS Circuits, EEE nternational Symposium on Circuits and Systems, London, England, May 1994.

[3] David H. Pollock, Countermeasure Systems: The nfrared and Electro- Optical Systems Handbook. Volume 7,the society of Photo-Optical nstrumentation Engineers, 1993. Page56. [4] A. G. Andreou and K. A. Boahen, Current Mode Subthreshold MOS circuit for analog VLS neural systems. EEE transactions neural networks, Vol No., 1991. [5] A. G. Andreou and K. A. Boahen, Translinear Circuits in subthreshold CMOS. J. Analog nteg. Circ.Sig. Proc, 1996. [6] Teresa Serrano-Gotarredona, Bernabé Linares-Barranco and Andreas G Andreou, A general Translinear principle for subthreshold MOS transistors, EEE transactions on circuits and systems. Fundamental theory and applications,vol 46 No.5,1999. [7] R. Jacob Baker, Harry W. Li, David E. Boyce, CMOS Circuit Design, Layout and Simulation. EEE. nc.1998. pages 118, 446 [8] Meitzler, R.C.; Andreou, A.G., On the simulation of analog VLS systems operating in the subthreshold and transition regions." University/Government/ndustry Microelectronics Symposium, Proceedings of the Tenth Biennial, Page(s): 145-150, 1993.