Performance Analysis of Narrowband and Wideband LNA s for Bluetooth and IR-UWB

Similar documents
A High Gain and Improved Linearity 5.7GHz CMOS LNA with Inductive Source Degeneration Topology

Design of a Low Noise Amplifier using 0.18µm CMOS technology

A low noise amplifier with improved linearity and high gain

RF CMOS 0.5 µm Low Noise Amplifier and Mixer Design

A 2.4-Ghz Differential Low-noise Amplifiers using 0.18um CMOS Technology

HIGH-GAIN CMOS LOW NOISE AMPLIFIER FOR ULTRA WIDE-BAND WIRELESS RECEIVER

DESIGN OF 3 TO 5 GHz CMOS LOW NOISE AMPLIFIER FOR ULTRA-WIDEBAND (UWB) SYSTEM

CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN

Performance Comparison of RF CMOS Low Noise Amplifiers in 0.18-µm technology scale

1-13GHz Wideband LNA utilizing a Transformer as a Compact Inter-stage Network in 65nm CMOS

CMOS LNA Design for Ultra Wide Band - Review

DESIGN OF LOW POWER CMOS LOW NOISE AMPLIFIER USING CURRENT REUSE METHOD-A REVIEW

Co-design Approach of RMSA with CMOS LNA for Millimeter Wave Applications

Noise Analysis for low-voltage low-power CMOS RF low noise amplifier. Mai M. Goda, Mohammed K. Salama, Ahmed M. Soliman

A 3 5 GHz CMOS High Linearity Ultra Wideband Low Noise Amplifier in 0.18µ CMOS

Design of a Low Power 5GHz CMOS Radio Frequency Low Noise Amplifier Rakshith Venkatesh

Broadband CMOS LNA Design and Performance Evaluation

4-Bit Ka Band SiGe BiCMOS Digital Step Attenuator

Simulation and Design Analysis of Integrated Receiver System for Millimeter Wave Applications

THE INTERNATIONAL JOURNAL OF SCIENCE & TECHNOLEDGE

CMOS Design of Wideband Inductor-Less LNA

A 3.5 GHz Low Noise, High Gain Narrow Band Differential Low Noise Amplifier Design for Wi-MAX Applications

Dual-band LNA Design for Wireless LAN Applications. 2.4 GHz LNA 5 GHz LNA Min Typ Max Min Typ Max

Simulation of GaAs phemt Ultra-Wideband Low Noise Amplifier using Cascaded, Balanced and Feedback Amplifier Techniques

A 2.4 GHZ CMOS LNA INPUT MATCHING DESIGN USING RESISTIVE FEEDBACK TOPOLOGY IN 0.13µm TECHNOLOGY

Design of Single to Differential Amplifier using 180 nm CMOS Process

A CMOS GHz UWB LNA Employing Modified Derivative Superposition Method

Design of Low Noise Amplifier Using Feedback and Balanced Technique for WLAN Application

A COMPACT WIDEBAND MATCHING 0.18-µM CMOS UWB LOW-NOISE AMPLIFIER USING ACTIVE FEED- BACK TECHNIQUE

LOW POWER CMOS LNA FOR MULTI-STANDARD WIRELESS APPLICATIONS Vaithianathan.V 1, Dr.Raja.J 2, Kalimuthu.Y 3

Linearization Method Using Variable Capacitance in Inter-Stage Matching Networks for CMOS Power Amplifier

LINEARITY IMPROVEMENT OF CASCODE CMOS LNA USING A DIODE CONNECTED NMOS TRANSISTOR WITH A PARALLEL RC CIRCUIT

A GHz High Gain LNA for Broadband Applications.

ISSCC 2006 / SESSION 11 / RF BUILDING BLOCKS AND PLLS / 11.9

SP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver

L/S-Band 0.18 µm CMOS 6-bit Digital Phase Shifter Design

Research Article CMOS Ultra-Wideband Low Noise Amplifier Design

i. At the start-up of oscillation there is an excess negative resistance (-R)

Design of CMOS LNA for Radio Receiver using the Cadence Simulation Tool

6.776 High Speed Communication Circuits Lecture 7 High Freqeuncy, Broadband Amplifiers

International Journal of Pure and Applied Mathematics

ECEN 5014, Spring 2009 Special Topics: Active Microwave Circuits Zoya Popovic, University of Colorado, Boulder

Design technique of broadband CMOS LNA for DC 11 GHz SDR

Design of Common Source Low Noise Amplifier with Inductive Source Degeneration in Deep Submicron CMOS Processes

Design of an S-Band Ultra-Low-Noise Amplifier with Frequency Band Switching Capability

Chapter 2 CMOS at Millimeter Wave Frequencies

ECE 255, MOSFET Amplifiers

DESIGN ANALYSIS AND COMPARATIVE STUDY OF RF RECEIVER FRONT-ENDS IN 0.18-µM CMOS

A Low Power Single Ended Inductorless Wideband CMOS LNA with G m Enhancement and Noise Cancellation

Design A Distributed Amplifier System Using -Filtering Structure

An Asymmetrical Bulk CMOS Switch for 2.4 GHz Application

High Gain Low Noise Amplifier Design Using Active Feedback

IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 03, 2016 ISSN (online):

Designing a 960 MHz CMOS LNA and Mixer using ADS. EE 5390 RFIC Design Michelle Montoya Alfredo Perez. April 15, 2004

Fully integrated CMOS transmitter design considerations

2.Circuits Design 2.1 Proposed balun LNA topology

Highly linear common-gate mixer employing intrinsic second and third order distortion cancellation

Layout Design of LC VCO with Current Mirror Using 0.18 µm Technology

CHAPTER 3 CMOS LOW NOISE AMPLIFIERS

Implementation of Current Reuse Structure in LNAUsing 90nm VLSI Technology for ISM Radio Frequency System

A GSM Band Low-Power LNA 1. LNA Schematic

Jurnal Teknologi PERFORMANCE ANALYSIS OF INDUCTIVELY DEGENERATED CMOS LNA. Full Paper

Performance Evaluation of Different Types of CMOS Operational Transconductance Amplifier

Index Terms NSGA-II rule, LNA, noise figure, power gain.

Design and Simulation of Low Dropout Regulator

Design of Wideband Low Noise Amplifier using Negative Feedback Topology for Motorola Application

DESIGN AND ANALYSIS OF RF LOW NOISE AND HIGH GAIN AMPLIFIER FOR WIRELESS COMMUNICATION

A Novel Design of 1.5 GHz Low-Noise RF Amplifiers in L-BAND for Orthogonal Frequency Division Multiplexing

A 3-6 Ghz Current Reuse Noise Cancelling Low Noise Amplifier For WLAN And WPAN Application

A Transformer Feedback CMOS LNA for UWB Application

Low Power RF Transceivers

Design and Implementation of a 1-5 GHz UWB Low Noise Amplifier in 0.18 um CMOS

Design and Analysis of Low Power Two Stage CMOS Op- Amp with 50nm Technology

Design and Simulation of Voltage-Mode and Current-Mode Class-D Power Amplifiers for 2.4 GHz Applications

DESIGN OF CMOS BASED FM MODULATOR USING 90NM TECHNOLOGY ON CADENCE VIRTUOSO TOOL

Design of Low Noise Amplifier at 8.72 GHZ

ETI , Good luck! Written Exam Integrated Radio Electronics. Lund University Dept. of Electroscience

T he noise figure of a

AN-1098 APPLICATION NOTE

DAT175: Topics in Electronic System Design

Design of Low Noise Amplifier for Wimax Application

Performance Analysis of a Low Power Low Noise 4 13 GHz Ultra Wideband LNA

Design and noise optimization of inductive source degeneration LNA using PSO technique

Comparative analysis of single-band Wilkinson Power Dividers

Design of A Wideband Active Differential Balun by HMIC

Low Noise Amplifier Design

Chapter 6. Case Study: 2.4-GHz Direct Conversion Receiver. 6.1 Receiver Front-End Design

Analysis of Different Matching Techniques for Microwave Amplifiers

Maxim > Design Support > Technical Documents > Application Notes > Wireless and RF > APP 3571

Design of Low Voltage Low Power CMOS OP-AMP

Design and simulation of Parallel circuit class E Power amplifier

A 3 TO 5GHZ COMMON SOURCE LOW NOISE AMPLIFIER USING 180NM CMOS TECHNOLOGY FOR WIRELESS SYSTEMS

Systematic Approach for Designing Ultra Wide Band Power Amplifier

Design of a High Linear CMOS Power Amplifier for Ultra-Wideband Applications Using the Derivative Superposition Method

High Intercept Low Noise Amplifier for 1.9 GHz PCS and 2.1 GHz W-CDMA Applications using the ATF Enhancement Mode PHEMT

Wideband Low Noise Amplifier Design at L band for Satellite Receiver

6-18 GHz MMIC Drive and Power Amplifiers

This article describes the design of a multiband,

Research and Design of Envelope Tracking Amplifier for WLAN g

DESIGN OF 2.4 GHZ LOW POWER CMOS TRANSMITTER FRONT END

Transcription:

IJSRD International Journal for Scientific Research & Development Vol., Issue 03, 014 ISSN (online): 310613 Performance Analysis of Narrowband and Wideband s for Bluetooth and IRUWB Abhishek Kumar Singh 1 Mr. Sampath Kumar 1 P. G. Student Associate Professor 1, Electronics Engineering Department 1, JSS Academy of Technical Education, Noida, (U.P.) India Abstract is the first element of building blocks of any Wireless receiver. It amplifies the upcoming signal without adding much noise and distortion. In this paper, design and analysis of four different (Low noise amplifier) is presented using Agilent CMOS14.5μm and.4μm process. Here, CS degeneration, Current Mirror, Cascade, Cascade and Feedback technique are used for design. The performance evaluation is carried out for first three Narrowband having frequency band.45 GHz to.85ghz for Bluetooth application and fourth having frequency band 3.1 GHz to 10.6 GHz for IRUWB receiver application i.e. Wideband. The simulation is done on software ADS010. The analysis results the best gain S1 between first three is 1.10dB, input reflection coefficient S11 is 3.71dB, output reflection coefficient S is 9.10dB and noise figure is.03db with.5v supply are unconditionally stable with stability factor 7.11at.85GHz. The fourth having gain of 4dB, S11 is 15.5dB, S is 10.64dB and noise figure is.6db with.5v supply is unconditionally stable with stability factor 7.11at.85GHz. Keywords: Low noise amplifier ().Common source(c S), Impulse Radio Ultra Wide Band (IRUW, Advanced Design System (ADS) I. INTRODUCTION Any receiver performance is highly depends on the, because it is the first building block of any wireless receiver to amplify the upcoming signal from the antenna without adding much noise and distortion. The design of has many challenges; such as to obtain high Gain, Low noise figure and Linearity requirement at required operating frequency band. Besides all these DC power consumption should be as low as possible. However, it is very difficult to meet the demand of all requirements simultaneously so there is always a tradeoff in the Design Goal. Design has mainly four kinds of topologiesresistive Termination common source, Common Gate, Shunt Series feedback common source, Inductive degeneration common source, Cascade Inductive Source Degeneration CS [1]. In Resistive Termination CS & Shunt Series feedback CS topologynoise is added from the resister, whereas in Common Gate Topology the input impedance varies the Bias Current but in Inductive Degeneration CS the Source and Gate Inductor make the input impedance 50 ohm without adding the noise from the input. Whereas Cascade Inductor CS Degeneration offers good isolation between input and Output, higher gain and low noise figure. To fulfill multiple requirement of and an effort has been made to utilize Cascade Topology, while the CS Transistor implies Inductive Degeneration Technique. An important advantage of this method is that the real part of the input impedance can be controlled through choice of Inductance. Here Performance analysis is done for s designed using Inductive Degeneration Technique. The first three s are Narrowband having frequency band.45 GHz to.85ghz used for Bluetooth application. The fourth is Wideband having frequency band 3.1 GHz to 10.6 GHz used for IRUWB receiver application. The simulation is done on ADS010. This paper is organized as follows Section II details the parameters calculation with values for the analysis of s, Section III details the description of Theory and Design of all four s, Section IV presents the simulation result using software ADS010. Section IV summarizes the findings of better on application and type basis in the conclusion section. II. THEORY AND ANALYSIS The Design Procedure is given as follows Starting with value of degeneration Inductor (Ls) i.e. the value of Ls is fairly arbitrary but its maximum limit is 10 nh [8]. Here we will pick Ls= 0.5 nh 1) Cut off frequency ) Quality Factor of Inductor..... (1)..... () from calculating using above equation no. (3)... (3) 3) Centre Frequency (4) 4) Evaluation of Lg 5) Gate to Source Capacitance( ( ) 6) Width of Transistor W.. (5). (6) (7) Here we are using CMOS14 0.5 μm process, which allow a minimum gate length of 0.6 μm. Assuming = 3.419 * All rights reserved by www.ijsrd.com 983

Performance Analysis of Narrowband and Wideband s for Bluetooth and IRUWB 7) Calculation of 8) V effective Therefore we need to apply A) 9) Bias Current (8) = 0.045 A/V (9) ) = (10) (For circuit (11) It is configured as Cascade Common Source Inductive Degeneration Topology. gives a very low noise figure because zero loss inductors have been used on the source and gate which is used in Narrowband (A) circuit, but it is off chip. We need to determine that sort of loaded Q s. We might get with the current technology at a frequency of.4ghz., but of course we could always use high Q offchip inductors but in the quest for systems on a chip we are restricted to gold bond wires (with a typical inductance of 1nH per 1mm of length) and spiral printed inductors. Schematic of shown below in fig. () Using the value calculated in previous section. Its operating Bluetooth frequency band is.45ghz.85ghz using Agilent CMOS14.5μm process transistor. [5] 10) Estimated optimum noise figure( ( ) ( ) (1) III. CIRCUIT DESIGN The design of three Narrowband s is shown with brief details A. Narrowband It is configured as CS Inductive degeneration topology. The schematic diagram of shown below in fig. (1) Using the value calculated in previous section II for operating Bluetooth frequency band.45ghz.85ghz. Agilent CMOS14.5μm process transistor is used. [5] The current mirror is used to avoid extra voltage source in circuits. MOSFET M forms a current mirror with MOSFET M1.The width of MOSFET M is some small fraction of MOSFET M1 s width to minimize power overhead of the bias current. The resistance R1 is chosen large enough that its equivalent noise current is small enough to be ignored. In 50 ohm system its range is several hundred ohms to 1 kilo ohm. It isolates the current mirror from the RF input. Capacitor C1 and C is DC blocking coupling capacitor. B. Narrowband Fig. : Schematic of Narrowband The Cascade is the combination of CS device with CG load. This has the effect of increasing output impedance, better isolation between input and output and improved gain. C. Narrowband It is configured as Cascade CS Inductive Degeneration with simple CS stage added to the Cascade output to increase the power gain of. Schematic of shown below in fig. (3) Using the value calculated in previous section for operating Bluetooth frequency band.45ghz.85ghz. Agilent CMOS14.5μm process transistor is used. [5]. Fig. 1: Schematic of Narrowband Fig. 3: Schematic of Narrowband All rights reserved by www.ijsrd.com 984

D. Wideband A schematic of wideband using Cascade CS inductive degeneration technique is shown in fig. (4). this design use Agilent CMOS14.4μm process with different (W) value [9]. In this design the value of Ls is fairly arbitrary but is ultimately limited on the maximum size of inductance allowed by the technology, which is typically about 10 nh. [6]. The gatesource Capacitance is evaluated as. (13) where is the center frequency, is source resistance. help of The degeneration inductor as is calculated with the (14) Performance Analysis of Narrowband and Wideband s for Bluetooth and IRUWB The value of gate inductance is calculated using.. (15) The peaking inductance LG3 helps to increase the forward Gain (S1) but does not keep the gain flat over the band of interest. However the combination of peaking inductance LG3 and feedback resistor RF3 keeps the gain constant over the band of interest. Fig. 5: Measured SParameter, Noise Figure vs. Frequency B. Narrowband Fig. 6: Measured SParameter, Noise Figure vs. Frequency Fig. 4: Schematic of Narrowband IV. SIMULATION RESULTS All the simulation is done on ADS 010 software. The simulation is done for Scattering parameter analysis, Noise analysis, DC analysis and stability factor analysis. The simulation results of circuits given previously shown below Narrowband results (A) ( (C) A. Narrowband Table. 1: DC analysis for drain current and gate voltage Fig. 7: Measured Stability Factor vs. Frequency Table. : DC analysis for drain current and gate voltage All rights reserved by www.ijsrd.com 985

Performance Analysis of Narrowband and Wideband s for Bluetooth and IRUWB C. Narrowband Fig. 8: Measured SParameter, Noise Figure vs. Frequency Fig. 11: Measured Stability Factor vs. Frequency The table shown below a result summarize of all four : Table. 4: Analysis of all four s in terms of Reflection coefficients (S 11 ) & (S ), Gain (S1), Noise figure and Power Consumption. Refere nce A Gate lengt h (µm) 0.6 B 0.6 Freq uenc y (GH z).45.85.45.85 S1 1 11. 67 17. 93 S 3. 19 0. 0 Ga in S 1 1 11. 6 S1 13. 55 44. 76 Noi se Fig ure B ) 0.57.04 Vdd/ Id (V/m A) 1.5/1 1.03.3/1 0.9 Po wer (m W) 16. 54 5. 11 Fig. 9: Measured Stability Factor vs. Frequency Table. 3: DC analysis for drain current and gate voltage C 0.6.45.85 3. 71 9. 97 1. 10 45. 41.03.5/1 1.08 NA D 0.4 3.1 10.6 8 4. 4 3.69.5/N A NA D. Wideband Fig. 10: Measured SParameter, Noise Figure vs. Frequency V. CONCLUSION Both type of i.e. Narrowband is for Bluetooth and Wideband is for IRUWB System is presented. We found that Cascade Inductive Source Degeneration CS topology fulfill all the major requirements like a good tradeoff between input impedance matching, Gain, input/output reflection coefficient with suitable noise figure. CMOS transistor helps us to reduce the power consumption. Among the Narrowband s the third has a good gain of 1dB with noise figure of.03 db is unconditionally stable. These results agree that Narrowband is suitable for Bluetooth application and the Wideband has good input matching and noise figure simultaneously. Inductive source degeneration technique helps to achieved high and flat gain (S 1 ) all over frequency band. This is unconditionally stable with stability factor >1.These results demonstrate that Wideband shown here is suitable for UWB impulse radio system applications. All rights reserved by www.ijsrd.com 986

Performance Analysis of Narrowband and Wideband s for Bluetooth and IRUWB REFERENCES [1] D. K. Schaefer and T.H.Lee, A 1.5V, 1.5GHz CMOS Low Noise Amplifier, IEEE J. SolidState Circuits, vol. 3, no. 5, pp. 745759, May 1997. [] D. M. Pozar, "Microwave and RF Design of Wireless System" 3rd Edition: John Wiley & Sons Inc., 001 chapter 3. [3] Behzad Razavi, RF Microelectronics, Prentice Hall, 1998. [4] J P Silver MOS differential Design Tutorial.007 [5] JP Silver MOS Common source Design Tutorial.007 [6] Alpna P. Adsul, Shrikant K.Bodhe, Performance Evaluation OF Different s having Noise Cancellion and Phase Linearity Characteristic for IR UWB.01 [7] T Soorapanth, T.H Lee, RF Linearity of Short Channel MOSFETs, IEEE Journal of Solid State Circuits, vol. 3, no. 5, May 1997. [8] T.H Lee, The Design of CMOS Radio Frequency Integrated Circuits, Cambridge University Press.1998,chapter11 [9] A.P Adsul and DR S.K Bodhe A LowNoise Amplifier Design for 3.1 10.6 GHz IRUWB Receivers.013 [10] C.S Kim, M Park, CH Kim, Y C Hyeon, H KYu, K Lee, K S Nam, A fully integrated 1.9GHz CMOS Low noise amplifier in IEEE Microwave and guided wave letters, Vol. 8, No 8 August 1998. All rights reserved by www.ijsrd.com 987