Experiment 10 Current Sources and Voltage Sources

Similar documents
Experiment 5 Single-Stage MOS Amplifiers

Experiment 9- Single Stage Amplifiers with Passive Loads - MOS

Experiment 9 Bipolar Junction Transistor Characteristics

Experiment 8 Frequency Response

Lecture 34: Designing amplifiers, biasing, frequency response. Context

UNIVERSITY OF NORTH CAROLINA AT CHARLOTTE. Department of Electrical and Computer Engineering

Experiment 6: Biasing Circuitry

ECEN 474/704 Lab 6: Differential Pairs

Experiment 2 Introduction to PSpice

Experiment 8 - Single Stage Amplifiers with Passive Loads - BJT

Experiment 6: Biasing Circuitry

EE311: Electrical Engineering Junior Lab, Fall 2006 Experiment 4: Basic MOSFET Characteristics and Analog Circuits

Lab 4: Supply Independent Current Source Design

Experiment 3 - IC Resistors

ECE 310L : LAB 9. Fall 2012 (Hay)

Digital Electronics. Assign 1 and 0 to a range of voltage (or current), with a separation that minimizes a transition region. Positive Logic.

Lab Project EE348L. Spring 2005

Laboratory #9 MOSFET Biasing and Current Mirror

Metal-Oxide-Silicon (MOS) devices PMOS. n-type

EECS 312: Digital Integrated Circuits Lab Project 2 Extracting Electrical and Physical Parameters from MOSFETs. Teacher: Robert Dick GSI: Shengshuo Lu

Analysis and Design of Analog Integrated Circuits Lecture 6. Current Mirrors

Lecture 14. FET Current and Voltage Sources and Current Mirrors. The Building Blocks of Analog Circuits - IV

ENEE 307 Laboratory#2 (n-mosfet, p-mosfet, and a single n-mosfet amplifier in the common source configuration)

1. The simple, one transistor current source

Well we know that the battery Vcc must be 9V, so that is taken care of.

Preliminary Exam, Fall 2013 Department of Electrical and Computer Engineering University of California, Irvine EECS 170B

EE105 Fall 2015 Microelectronic Devices and Circuits

Current Source/Sinks

University of Michigan EECS 311: Electronic Circuits Fall Final Exam 12/12/2008

DIGITAL VLSI LAB ASSIGNMENT 1

Lecture 13. Biasing and Loading Single Stage FET Amplifiers. The Building Blocks of Analog Circuits - III

Short Channel Bandgap Voltage Reference

ECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers

Current Mirrors. Basic BJT Current Mirror. Current mirrors are basic building blocks of analog design. Figure shows the basic NPN current mirror.

ES 330 Electronics II Homework # 6 Soltuions (Fall 2016 Due Wednesday, October 26, 2016)

Experiment #7 MOSFET Dynamic Circuits II

Prelab 6: Biasing Circuitry

Basic Circuits. Current Mirror, Gain stage, Source Follower, Cascode, Differential Pair,

ECE315 / ECE515 Lecture 9 Date:

Analog Integrated Circuit Design Exercise 1

1. The fundamental current mirror with MOS transistors

EE 501 Lab7 Bandgap Reference Circuit

EE 2274 MOSFET BASICS

Common-Source Amplifiers

CMOS Cascode Transconductance Amplifier

University of Pittsburgh

Current Mirrors. Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 4-1

Microelectronics Exercises of Topic 5 ICT Systems Engineering EPSEM - UPC

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

EE 230 Lab Lab 9. Prior to Lab

.dc Vcc Ib 0 50uA 5uA

EECS3611 Analog Integrated Circuit Design. Lecture 3. Current Source and Current Mirror

SAMPLE FINAL EXAMINATION FALL TERM

EE 330 Laboratory 7 MOSFET Device Experimental Characterization and Basic Applications Spring 2017

Homework Assignment 07

(b) [3 pts] Redraw the circuit with all currents supplies replaced by symbols.

EE105 Fall 2015 Microelectronic Devices and Circuits

EE 2274 DIODE OR GATE & CLIPPING CIRCUIT

55:041 Electronic Circuits

Advanced Operational Amplifiers

Lecture 2, Amplifiers 1. Analog building blocks

ECE315 / ECE515 Lecture 7 Date:

EECE2412 Final Exam. with Solutions

ELEC 350L Electronics I Laboratory Fall 2012

Lecture 8 ECEN 4517/5517

Gechstudentszone.wordpress.com

Lab 6 Prelab Grading Sheet

Microelectronic Devices and Circuits Lecture 22 - Diff-Amp Anal. III: Cascode, µa Outline Announcements DP:

MOSFET Amplifier Design

EEC 118 Spring 2010 Lab #1: NMOS and PMOS Transistor Parameters

Design and Simulation of Low Voltage Operational Amplifier

8. Characteristics of Field Effect Transistor (MOSFET)

ENEE307 Lab 7 MOS Transistors 2: Small Signal Amplifiers and Digital Circuits

6.776 High Speed Communication Circuits Lecture 7 High Freqeuncy, Broadband Amplifiers

Course Number Section. Electronics I ELEC 311 BB Examination Date Time # of pages. Final August 12, 2005 Three hours 3 Instructor

Homework Assignment 07

NGSPICE- Usage and Examples

DC Coupling: General Trends

INTRODUCTION TO ELECTRONICS EHB 222E

55:041 Electronic Circuits The University of Iowa Fall Exam 3. Question 1 Unless stated otherwise, each question below is 1 point.

SKEL 4283 Analog CMOS IC Design Current Mirrors

Multistage Amplifiers

University of Portland EE 271 Electrical Circuits Laboratory. Experiment: Inductors

UNIVERSITY OF UTAH ELECTRICAL ENGINEERING DEPARTMENT

ECEN 474/704 Lab 7: Operational Transconductance Amplifiers

Lab 6: MOSFET AMPLIFIER

Improved Inverter: Current-Source Pull-Up. MOS Inverter with Current-Source Pull-Up. What else could be connected between the drain and V DD?

ITT Technical Institute. ET215 Devices 1. Unit 7 Chapter 4, Sections

4 Transistors. 4.1 IV Relations

Q1. Explain the construction and principle of operation of N-Channel and P-Channel Junction Field Effect Transistor (JFET).

UNIVERSITY OF NORTH CAROLINA AT CHARLOTTE Department of Electrical and Computer Engineering

EE 482 Electronics II

EE 320 L LABORATORY 9: MOSFET TRANSISTOR CHARACTERIZATIONS. by Ming Zhu UNIVERSITY OF NEVADA, LAS VEGAS 1. OBJECTIVE 2. COMPONENTS & EQUIPMENT

Voltage Biasing Considerations (From the CS atom toward the differential pair atom) Claudio Talarico, Gonzaga University

0.85V. 2. vs. I W / L

ECE 2C Final Exam. June 8, 2010

EEEE 381 Electronics I

1.2Vdc 1N4002. Anode V+

Lecture 33: Context. Prof. J. S. Smith

EE 210 Lab Exercise #5: OP-AMPS I

Transcription:

Experiment 10 Current Sources and Voltage Sources W.T. Yeung and R.T. Howe UC Berkeley EE 105 Fall 2003 1.0 Objective This experiment will introduce techniques for current source biasing. Several different current sources will be considered. Some requirements for current sources include high output resistance with a wide range of voltage drops and independence from external factors such as supply variation or temperature variation. The second kind of source we ll be considering is a voltage source. MOS current sources often are biased from a voltage source. An independent voltage source is important to keep a current source properly biased without any variations. To show your understanding of the lab, your write-up should contain: A discussion on the different types of current sources A discussion on the choosing the right type of current source A discussion on the valid range of operation for various current sources 2.0 Prelab H & S: Chapter 9.4 For the current sources in Figs. 1 and 2, what is I REF, I OUT, the current supply s internal resistance (in terms of small signal parameters) and the minimum output voltage required to have the circuit act as a current source. Let =1 kω. For the circuit in Fig. 4, determine the current through if all the devices have W/ L=1. Use your measured values for K n and K p. Let =1 kω and ignore the backgate effect. 1 of 7

3.0 Procedure 3.1 Simple Current Source 1. Construct the circuit in Fig. 1. Let =5 kω. Find and record the current I REF. FIGURE 1. Simple Current Source (SBSOURCE, Lab Chip 4) V CC = 5 V PIN 27 BIAS I REF 1 kω V OUTPUT PIN 26 v OUT ISUP 2. Vary the output voltage from 0 to 5 V and measure the current I SUP from the voltage drop across the 1 kω resistor. You should record several points below 0.5 V in order to observe saturation effects. Use a 100 Ω resistor if the supply voltage is unsteady. 3. Plot I SUP vs. V OUT. and I SUP vs. V CC - V OUT = V SUP. Compare the results with SPICE. 4. From the plot, find the output resistance. 3.2 Cascode Current Source 1. Load the default FET I d - V ds program. 2. On the first page, change the definition of SUM4 ( Vsub ) to constant voltage (instead of common). Delete the definition for SMU3. 3. Press Next Page twice to go to the Measurement page. Here, set SMU2 ( V d ) to sweep from 0 to 5V. Set SMU4 ( ) to be 5V. V sub 4. Connect SMU1 to pin 14, SMU2 to pin 25, and SMU4 to pin 28. Also, connect the R ref ( 1kΩ) between pin 28 and 24. The sweeping voltage on SMU2 provides, so you don t need an external voltage source. V output 2 of 7 Experiment 10 Current Sources and Voltage Sources

5. Press Single to take a measurement. You are plotting I d vs V ds, both at SMU2, which in this case are and. I sup V output 6. Execute the program to obtain the plot of the cascode s I-V characteristics. 7. Using the Marker and Cursor, find the output resistance. (refer to Exp. 1 if you have forgotten how to find the slope of a line.) 8. Note the minimum operating voltage for this current source. 9. How does the cascode compare with the simple current source? 10. Obtain a hardcopy of your data. FIGURE 2. Cascode Current Sink (CASBSINK, Lab Chip 5) V CC = 5 V BIAS PIN 24 I REF A I SUP V OUT PIN 25 V OUTPUT Experiment 10 Current Sources and Voltage Sources 3 of 7

FIGURE 3. Extrapolated line to find the output resistance of the cascode current source 3.3 Totem Pole Voltage Source The following schematic shows a totem pole voltage source. FIGURE 4. Totem Pole Voltage Source on Lab Chip 5 V DD = 5V W/L = 46.5/1.5 M 1 V REF1 PIN 23 W/L = 46.5/1.5 W/L = 46.5/1.5 M 2 M 3 V REF2 PIN 21 V REF3 PIN22 4 of 7 Experiment 10 Current Sources and Voltage Sources

1. Construct the circuit by placing a 1 kω resistor for between V REF1 and V REF2. Measure the drain current and the reference voltages. 2. How do the reference voltages compare with theoretical values? How can you account for the difference? 3. The reference voltages act like batteries. Their values remain constant as long as there are no leakage currents at that node. For the NMOS transistor shown in figure 5, use V REF2 to generate a reference current, I OUT. Vary V OUT and determine the minimum output voltage of this NMOS current source. What is the output resistance? 4. Replace the NMOS with one with a different W/L ratio on Lab Chip 1 (Drain = PIN 6, Gate = PIN 7, Source = PIN 8, and W/L=46.5/3) and repeat procedure 3. How do the results compare? FIGURE 5. NMOS Transistor as a Current Source (Lab Chip 1) 5 V V REF2 GATE PIN 4 SOURCE PIN 5 A DRAIN PIN 3 W=46.5u L=1.5u I SUP V OUT Experiment 10 Current Sources and Voltage Sources 5 of 7

Optional Experiments 4.0 Optional Experiments 4.1 Resistor Ratioed Current Source 1. Construct the current mirror shown below (devices on Lab Chip 2). V CC = 5 V COLL PIN 20 I REF COLL PIN 17 A Q 1 Q 2 EMIT BASE PIN 19 BASE EMIT PIN 18 PIN 16 PIN 15 I SUP V OUT R 1 R 2 FIGURE 6. Resistor Ratioed Current Source 1. Let R 1 = R 2 = 100Ω and =5 kω. 2. Record values for I SUP, V BE1 and V BE2. 3. Change the value of resistor R 2 to 1 kω. What is I OUT? 4. Now switch the resistors. What is I SUP now? 5. Derive an approximate relationship between I SUP and I REF. Does your data follow this relationship? 6. Let R 1 = 1kΩ and R 2 be 100Ω, 3kΩ, followed by 5kΩ. This should give you better insight into how this mirror works. You need not take a detailed sweep here. 4.2 Totem Pole Voltage Source 1. The reference voltages act like batteries. Their values remain constant as long as there are no leakage currents at that node. For the NMOS transistor shown in figure 5, use V REF2 to generate a reference current, I OUT. Vary V OUT and determine the minimum output voltage of this NMOS current source. What is the output resistance? 6 of 7 Experiment 10 Current Sources and Voltage Sources

Optional Experiments 2. Replace the NMOS with one with a different W/L ratio on Lab Chip 1 (Drain = PIN 6, Gate = PIN 7, Source = PIN 8, and W/L=46.5/3) and repeat procedure 3. How do the results compare? Experiment 10 Current Sources and Voltage Sources 7 of 7