Flip Chip Bonding Using Sony Anisotropic Conductive Film (ACF) FP1526Y

Similar documents
Chapter 11 Testing, Assembly, and Packaging

B. Flip-Chip Technology

CHAPTER 11: Testing, Assembly, and Packaging

Kulicke & Soffa 4700AD Instructions A.Atalar (April 2017)

Two major features of this text

The Smallest Form Factor GPS for Mobile Devices

General Rules for Bonding and Packaging

SWTW 2000, June Assessing Pad Damage and Bond Integrity for Fine Pitch Probing

UMS User guide for bare dies GaAs MMIC. storage, pick & place, die attach and wire bonding

EFFECTS OF USG CURRENT AND BONDING LOAD ON BONDING FORMATION IN QFN STACKED DIE PACKAGE. A. Jalar, S.A. Radzi and M.A.A. Hamid

Tape Automated Bonding

EMSC SiCap - Assembly by Wirebonding

Soft Electronics Enabled Ergonomic Human-Computer Interaction for Swallowing Training

سمینار درس تئوری و تکنولوژی ساخت

Wedge Bonder --- West Bond E

West Bond Model 7476E-79 Wedge Wire Bonder STANDAR OPERATING PROCEDURE Version: 1.0 March 2014

Application Bulletin 240

SPECIFICATION FOR APPROVAL. 1/32W, Low Resistance Chip Resistor (Lead / Halogen free)

Processes for Flexible Electronic Systems

Die Attach Adhesives for 3D Same-Sized Dies Stacked Packages

Abstract. Key words: Interconnections, wire bonding, Ball Grid Arrays, metallization

Chip Assembly on MID (Molded Interconnect Device) A Path to Chip Modules with increased Functionality

Features OBSOLETE. = +25 C, With 0/-5V Control, 50 Ohm System. DC - 10 GHz DC - 6 GHz DC - 15 GHz. DC - 6 GHz DC - 15 GHz

MAAP Power Amplifier, 15 W GHz Rev. V1. Features. Functional Schematic. Description. Pin Configuration 2. Ordering Information

Features. = +25 C, With 0/-5V Control, 50 Ohm System

Features. = 25 C, IF = 3 GHz, LO = +16 dbm

MA4L Series. Silicon PIN Limiters RoHS Compliant. M/A-COM Products Rev. V12. Features. Chip Outline. Description. Applications

Features. = +25 C, With 0/-5V Control, 50 Ohm System

Analog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED

Murata Silicon Capacitors - ATSC 250 µm- Assembly by Wirebonding. Table of Contents

SOLDERABLE ANISOTROPIC CONDUCTIVE ADHESIVES FOR 3D PACKAGE APPLICATIONS

Wirebond challenges in QFN. Engineering Team - Wire bond section SPEL Semiconductor Limited

HMC985A. attenuators - analog - Chip. GaAs MMIC VOLTAGE - VARIABLE ATTENUATOR, GHz. Features. Typical Applications. General Description

HMC-AUH232 MICROWAVE & OPTICAL DRIVER AMPLIFIERS - CHIP. GaAs HEMT MMIC MODULATOR DRIVER AMPLIFIER, DC - 43 GHz. Typical Applications.

Silicon PIN Limiter Diodes V 5.0

The Role of Flip Chip Bonding in Advanced Packaging David Pedder

23. Packaging of Electronic Equipments (2)

HMC-APH596 LINEAR & POWER AMPLIFIERS - CHIP. GaAs HEMT MMIC MEDIUM POWER AMPLIFIER, GHz. Typical Applications. Features

Advanced Packaging - Pulsed-laser Heating for Flip Chip Assembly

SPECIFICATION FOR APPROVAL. 1/2W, 0603, Low Resistance Chip Resistor (Lead / Halogen free)

Features. The HMC985 is ideal for: = +25 C, See Test Conditions. Parameter Condition Min. Typ. Max. Units db. Output Return Loss 13 db

MASW P. SURMOUNT PIN Diode Switch Element with Thermal Terminal. Features. Description. Ordering Information 2.

Features. = +25 C, 50 Ohm System. Return Loss (Input and Output) 5-18 GHz 8 db

1. Exceeding these limits may cause permanent damage.

Features. Parameter Frequency (GHz) Min. Typ. Max. Units. Attenuation Range GHz 31 db. All States db db. 0.

Features. DC - 2 GHz GHz Supply Current (Idd) 400 ma

Features. Parameter Frequency (GHz) Min. Typ. Max. Units GHz GHz. Attenuation Range GHz 31 db

ENGAT00000 to ENGAT00010

Features. = +25 C, Vdd= +5V

DISCO DICING SAW SOP. April 2014 INTRODUCTION

An Introduction to Electronics Systems Packaging. Prof. G. V. Mahesh. Department of Electronic Systems Engineering

Features. = +25 C, Vdd = +6V, Idd = 375mA [1]

Features. = +25 C, Vdd = 5V, Idd = 85mA*

FBTI Flexible Bumped Tape Interposer

HMC998. Amplifiers - Linear & Power - Chip. GaAs phemt MMIC 2 WATT POWER AMPLIFIER, GHz. Electrical Specifications, T A.

Obducat NIL 6. Nanoimprinting with NRF s NIL 6

Features. = +25 C, Vdd = +5V, Idd = 63 ma

Features. Parameter Min. Typ. Max. Units. Frequency Range 3 6 GHz Insertion Loss* db. Input Return Loss* 12 db

Features. Parameter Frequency Min. Typ. Max. Units GHz GHz GHz GHz GHz GHz

Features. Parameter Min. Typ. Max. Units. Frequency Range 8 12 GHz Insertion Loss* 5 7 db. Input Return Loss* 10 db

Flip chip Assembly with Sub-micron 3D Re-alignment via Solder Surface Tension

Brief Introduction of Sigurd IC package Assembly

Features. = +25 C, Vdd= 2V [1], Idd = 55mA [2]

Features. = +25 C, With Vdd = +5V & Vctl = 0/+5V (Unless Otherwise Noted)

Features. = +25 C, Vdd= 5V, Idd= 60 ma*

First Demonstration of Panel Glass Fan-out (GFO) Packages for High I/O Density and High Frequency Multi-Chip Integration

FPC CONNECTORS Y3FT (0.3 mm pitch) with FPC tabs

True Three-Dimensional Interconnections

Features. = +25 C, 50 ohm system. DC - 12 GHz: DC - 20 GHz: DC - 12 GHz: GHz: ns ns Input Power for 0.25 db Compression (0.

Features. = +25 C, Vdd = Vdd1 = Vdd2 = Vdd3 = Vdd4 = Vdd5 = +7V, Idd = 1200mA [1]

Features. = +25 C, Vdd= +5V, Idd = 66mA

Features. = +25 C Vdd = Vdd1, Vdd2, Vdd3, Vdd4, Vdd5, Vdd6, Vdd7, Vdd8 = +6V, Idd = 1400 ma [1]

Interconnection Challenge in Wire Bonding Ag alloy wire. Jensen Tsai / 蔡瀛洲, SPIL, Taiwan

Features OBSOLETE. Output Third Order Intercept (IP3) [2] dbm Total Supply Current ma

High Isolation GaAs MMIC Doubler

Dicing Through Hard and Brittle Materials in the Micro Electronic Industry By Gideon Levinson, Dicing Tools Product Manager

INSTALLATION INSTRUCTIONS FOR #101NS & #101QR FIXED BASE

Features. = +25 C, 50 Ohm System

GHz GaAs MMIC Image Reject Mixer

Dicing Die Attach Films for High Volume Stacked Die Application

HMC465 AMPLIFIERS- DRIVERS & GAIN BLOCKS - CHIP. GaAs phemt MMIC MODULATOR DRIVER AMPLIFIER, DC - 20 GHz. Electrical Specifications, T A.

Features OBSOLETE. = +25 C, 5 ma Bias Current

HMC561 FREQUENCY MULTIPLIER - ACTIVE - CHIP. Electrical Specifications, T A. Features. Typical Applications. General Description. Functional Diagram

Odd-Form Factor Package Wire Bond Case Studies

MPS S & MPS S CONTROL DEVICE MONOLITHIC SPST PIN RoHS Compliant

Electrical Characteristics (Ambient Temperature T = 25 o C) Units GHz db db db db db dbm dbm VDC VDC ma

HMC906A. Amplifiers - Linear & Power - CHIP. Electrical Specifications, T A. Typical Applications. Features. General Description. Functional Diagram

Laser Assisted Flip Chip Assembly for LCD Applications using ACP and NCP Adhesive Joining

ACTIVE IMPLANTS. Glass Encapsulation

Features. = +25 C, Vdd = +3V

HMC994A AMPLIFIERS - LINEAR & POWER - CHIP. GaAs phemt MMIC 0.5 WATT POWER AMPLIFIER, DC - 30 GHz. Features. Typical Applications

Advanced Embedded Packaging for Power Devices

Chapter 2. Literature Review

Features. = +25 C, Vdd1, Vdd2 = +5V

ULTRON SYSTEMS. Dicing Tape. minitron. elektronik gmbh

Parameter Min Typ Max Units Frequency Range

Installation Precautions

Features. = +25 C, 50 ohm system. DC - 12 GHz: DC - 20 GHz: DC - 12 GHz: GHz: ns ns Input Power for 0.25 db Compression (0.

Expanding film and process for high efficiency 5 sides protection and FO-WLP fabrication

HMC650 TO HMC658 v

Transcription:

Flip Chip Bonding Using Sony Anisotropic Conductive Film (ACF) FP1526Y Purpose: Author: Rekha S. Pai (07/29/03) To use ACF as an interconnection method for attaching dice to substrates. Direct electrical interconnections were formed by bonding the face down (flipped) dies onto substrates or carriers, by means of ACF laminated stud bumps on the chip bond pads. ACF FP1526Y (Sony Chemicals) was used as the attachment material for the flip chips and the chips were bumped on the Kulicke and Soffa (K&S) 4524D wire bonder. Precautions: Do not touch the electrode or the wire during bonding or when manually sparking the Negative Electric Flame Off (NEFO) on the wire bonder. The system produces a spark between the electrode and the wire, which can cause an electrical shock. The shock is not potentially life threatening. The usage of tweezers and clean gloves is strongly recommended. Flip Chip Theory: Flip chip packaging has advantages over other packaging methods in terms of size, reliability, performance, flexibility and cost. There are three stages in making flip chips: bumping the die, attaching the die to the substrate and filling the space remaining under the die in order to provide mechanical and thermal stability and avoid warping. Flip Chip assemblies are classified by the type of bumping, method of attachment and processes used. In this case, the wire bonder forms gold bumps and ACF is the method of attachment.

Fig.1. Structure of the ACF particle ACF works by trapping conductive particles between the bonding pads of the chip and the substrate. FP1526Y ACF consists of 5 um polymer particles electroplated with Nickel/Gold and covered by an insulating layer suspended in an epoxy (Fig.1). The insulating layer ensures that there is no shorting through contact with the neighboring particles. FP1526Y is about 30 um thick. However, the conductive particles (Particle density ~ 3million/mm 3 ) are present only in about 15 um and the rest of the ACF consists of only the resin (Fig.2). Fig.2. FP1526Y Structure Gold stud bumps are placed on the chip bonding pads through a modification of the ball bonding procedure used in conventional wire bonding. In conventional ball bonding, the gold wire is melted to form a sphere forming an interconnection with the chip bonding pad by the application of pressure, temperature and ultrasonic energy. Next the capillary extends the gold wire to the substrate bonding pad and forms a bond before breaking off the wire. In stud bumping the capillary forms a sphere to form a permanent connection to the chip bonding pad and then breaks

off the wire. Later the stud is flattened or "coined" by applying pressure in order to give uniform bump heights while pressing any remaining wire ("tail") into the bump. ACF is then laminated onto the chip ensuring that there are no voids around the stud bumps. The chip is flipped and aligned with the substrate optically. The chip and the substrate are lightly tacked together in a pre-bonding step with low pressure and temperature. Finally during bonding the insulation on the particles trapped between the die and the substrate is removed in the Z-axis direction due to the pressure being applied in that direction. This enables the deformed particles to form an electrical connection from the die to the substrate. The epoxy cures due to the high temperature locking the particles in their compressed state forming a reliable electrical path between the die and the substrate. Preparations: FP1526Y ACF (ITO America Corporation, Website: http://www.itousa.com, Arizona Telephone: 480-998-2250) must be stored in the freezer (-20 C to +5 C). Allow ACF to rise to room temperature (~30mins) before use. Do not remove ACF from the Ziploc bag before room temperature is attained in order to prevent condensation forming. Procedure: 1. Ash the dice using the March RIE (Reactive Ion Etch SOP) to assure that the bonding pads are free from organic contamination. Typical parameters for the ashing are: Gas Flow = 20sccm Oxygen; Pressure = 400mtorr; Power = 300 watts (RF); Time = 30secs 2. Bump the die using the 4524 Digital Wire bonder (Kulicke and Soffa) shown in Fig.3. Typical parameters for wire bonding (will vary depending on chip and workholder settings) are: Search = 0.47; Power = 2.19; Tail = 4.9; Force = 5.0; Ball = 5.2; Temperature = 150 C

Fig.3. Kulicke and Soffa 4524 Digital Wire Bonder 3. Place a clean microscope glass slide on top of the chip and "coin" (flatten) the bumps by putting a weight of 10gms/bump on the glass slide for 2mins. Check that all the bumps have been coined under the microscope. 4. Cut a piece of ACF so that it covers the appropriate bonding pads on the die. Remove the transparent PET cover film from the 3 layer ACF. Flip the ACF and place it on the chip with the base film facing up (Fig.4). 5. Attach a piece of adhesive scotch tape to the base film so that the base film edge is completely covered. Place the chip on the heated chuck of the wire bonder (Temperature = 60 C). The ACF is heated up to 60 C to ensure full contact and adhesion to the dice.

Fig.4. Illustration of tacking the ACF to the dice 6. Laminate the ACF to the chip by rubbing the release liner surface slowly with a credit card. Peel the edge of the scotch tape quickly to remove the liner. Heating the ACF for long periods of time (~10secs) while laminating should be avoided since the epoxy in the ACF starts curing after 80 C. Make sure that there are no voids in the lamination. 7. Align the ACF laminated flipped chip with the appropriate bonding pads of the substrate with the help of an optical microscope. 8. Heat the flip chip assembly for 4 seconds (Temperature =60 C) with a pressure of 500gf/cm 2. Pressure is applied by putting standardized weights on top of the assembly and this procedure is accomplished on the wire bonder chuck. 9. Final bonding is done by placing heated 50g/bump weight on top of the flip chip assembly at 180 C for 15secs. This procedure is also done on the wire bonder chuck. A table of recommended bonding conditions for FP4411 is given below: Temperature Time Pressure Pre-bonding 60 C 4 seconds 50 gf/cm^2 Bonding 180 C 15 seconds 50 g/bump Table 1. Recommended bonding conditions for ACF FP1526 Please note that the ACF bonding characteristics are affected by the substrate used, chip size and metal pattern. This is only a recommended starting point for the user to determine optimum conditions for the application on hand.

10. An illustration of the procedure is given below (Fig.5). Fig.5. Illustration of Flip Chip Processing 11. Verify the resistances between the chip and the substrate by using a multimeter. If flip chip assembly has been successful the resistance measured must be low (a few ohms at the most) 12. If resistance measurement is high or resistance is increasing it means that the epoxy has not already set i.e., bonding is not complete, repeat the final bonding step for a few more seconds and verify the resistance with the multimeter.