160-watt + 160-watt dual BTL class-d audio amplifier Preliminary data Features 160-W + 160-W output power at THD = 10% with R L = 4 Ω and V CC = 36 V 1 x 220 W output power mono parallel BTL at THD = 10% with R L = 3 Ω and V CC = 36 V Wide-range single-supply operation (14-36 V) High efficiency (η = 85%) Parallel BTL function using the MODE pin Four selectable, fixed gain settings of nominally 23.8 db, 29.8 db, 33.3 db and 35.8 db Differential inputs minimize common-mode noise Standby and mute features Smart protection Thermal overload protection Small offset less than 20 mv Description PowerSSO36 with exposed pad up The is a dual BTL class-d audio amplifier with a single power supply designed for home systems and active speaker applications. It comes in a 36-pin PowerSSO package with exposed pad up (EPU) to facilitate mounting a separate heatsink. Table 1. Device summary Order code Operating temp. range Package Packaging 0 to 70 C PowerSSO36 (EPU) Tube TR 0 to 70 C PowerSSO36 (EPU) Tape and reel December 2011 Doc ID 022595 Rev 1 1/20 This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice. www.st.com 20
Contents Contents 1 Device block diagram........................................ 4 2 Pin description............................................. 5 2.1 Pinout..................................................... 5 2.2 Pin list..................................................... 6 3 Electrical specifications...................................... 7 3.1 Absolute maximum ratings..................................... 7 3.2 Thermal data............................................... 7 3.3 Recommended operating conditions............................. 7 3.4 Electrical specifications....................................... 8 3.5 Test circuit................................................ 10 4 Characterization curves..................................... 11 4.1 For R L = 4 Ω, stereo configuration.............................. 11 4.2 For R L = 3 Ω, mono BTL configuration........................... 14 5 Application information..................................... 16 5.1 Stereo and mono BTL operation selection using the MODE pin....... 16 5.2 Gain setting............................................... 16 5.3 Smart protection............................................ 16 6 Package mechanical data.................................... 17 7 Revision history........................................... 19 2/20 Doc ID 022595 Rev 1
List of figures List of figures Figure 1. Internal block diagram (showing one channel only)............................... 5 Figure 2. Pin connections (top view, PCB view)......................................... 6 Figure 3. Test circuit stereo application and mono BTL mode............................. 11 Figure 4. Output power vs. supply voltage............................................. 12 Figure 5. THD vs. output power..................................................... 13 Figure 6. THD vs. frequency....................................................... 13 Figure 7. FFT performance........................................................ 14 Figure 8. Crosstalk vs. frequency................................................... 14 Figure 9. Output power vs. supply voltage............................................. 15 Figure 10. THD vs. output power..................................................... 16 Figure 11. THD vs. frequency....................................................... 16 Figure 12. PowerSSO36 EPU outline drawing.......................................... 19 Doc ID 022595 Rev 1 3/20
Device block diagram 1 Device block diagram Figure 1 shows the block diagram of one of the two identical channels of the. Figure 1. Internal block diagram (showing one channel only) 4/20 Doc ID 022595 Rev 1
Pin description 2 Pin description 2.1 Pinout Figure 2. Pin connections (top view, PCB view) 36 VSS SUB_GND 1 35 SVCC OUTPB 2 34 VREF OUTPB 3 33 INNB PGNDB 4 32 INPB PGNDB 5 31 MODE PVCCB 6 30 GAIN PVCCB 7 29 SVR OUTNB 8 28 DIAG OUTNB 9 27 SGND OUTNA 10 26 VDDS OUTNA 11 25 SYNCLK PVCCA 12 24 ROSC PVCCA 13 23 INNA PGNDA 14 22 21 INPA MUTE EP, exposed pad Connect to ground PGNDA OUTPA 15 16 20 STBY OUTPA 17 19 VDDPW PGND 18 Doc ID 022595 Rev 1 5/20
Pin description 2.2 Pin list Table 2. Pin description list Number Name Type Description 1 SUB_GND PWR Connect to the frame 2,3 OUTPB O Positive PWM for right channel 4,5 PGNDB PWR Power stage ground for right channel 6,7 PVCCB PWR Power supply for right channel 8,9 OUTNB O Negative PWM output for right channel 10,11 OUTNA O Negative PWM output for left channel 12,13 PVCCA PWR Power supply for left channel 14,15 PGNDA PWR Power stage ground for left channel 16,17 OUTPA O Positive PWM output for left channel 18 PGND PWR Power stage ground 19 VDDPW O 3.3-V (nominal) regulator output referred to ground for power stage 20 STBY I Standby mode control 21 MUTE I Mute mode control 22 INPA I Positive differential input of left channel 23 INNA I Negative differential input of left channel 24 ROSC O Master oscillator frequency-setting pin 25 SYNCLK I/O Clock in/out for external oscillator 26 VDDS O 3.3-V (nominal) regulator output referred to ground for signal blocks 27 SGND PWR Signal ground 28 DIAG O Open-drain diagnostic output 29 SVR O Supply voltage rejection 30 GAIN I Gain setting input 31 MODE I Enables stereo or mono BTL mode of operation 32 INPB I Positive differential input of right channel 33 INNB I Negative differential input of right channel 34 VREF O Half VDDS (nominal) referred to ground 35 SVCC PWR Signal power supply 36 VSS O 3.3-V (nominal) regulator output referred to power supply - EP - Exposed pad for heatsink, to be connected to ground 6/20 Doc ID 022595 Rev 1
Electrical specifications 3 Electrical specifications 3.1 Absolute maximum ratings Table 3. Absolute maximum ratings Symbol Parameter Value Unit V CC DC supply voltage for pins PVCCA, PVCCB, SVCC 40 V VI Voltage limits for input pins STBY, MUTE, INNA, INPA, INNB, INPB, GAIN, MODE -0.3 to 4.0 V T j Operating junction temperature 0 to 150 C Top Operating ambient temperature 0 to 70 C T stg Storage temperature -40 to 150 C 3.2 Thermal data Table 4. Thermal data Symbol Parameter Min Typ Max Unit R th j-case Thermal resistance, junction to case - 3.0 C/W 3.3 Recommended operating conditions Table 5. Recommended operating conditions Symbol Parameter Min Typ Max Unit V CC Supply voltage for pins PVCCA, PVCCB, SVCC 14-36 V Tamb Ambient operating temperature 0-70 C Doc ID 022595 Rev 1 7/20
Electrical specifications 3.4 Electrical specifications Table 6. Unless otherwise stated, the values in the table below are specified for the conditions: V CC =36V, R L = 4 Ω, R OSC = R3 = 39 kω, C8 = 100 nf, f = 1 khz, G V = 23.6 db Tamb = 25 C. Electrical specifications Symbol Parameter Condition Min Typ Max Unit I q Total quiescent current No LC filter, no load - 60 ma I qstby Quiescent current in standby - - 1 µa V OS Output offset voltage Vi = 0 Av = 23.6 db, no load -20-20 mv I OCP Overcurrent protection threshold R L = 0 Ω 10 11 14 A T j Junction temperature at thermal shutdown - 140 150 160 C R i Input resistance Differential input 69 - kω V UVP Undervoltage protection threshold - - - 8 V R dson P o Power transistor on resistance Output power High side - 0.15 - Low side - 0.15 - THD = 10% - 160 - THD = 1% - 125 - P o Parallel BTL (mono) output power, THD = 10% - 220 - R L = 3 ohm, Vcc = 36 V THD = 1% - 170 - W η Efficiency - 85 - % THD Total harmonic distortion P o = 1 W - 0.05 - % GAIN0 < 0.25*VDD 23.8 G V Closed-loop gain 0.25*VDD < GAIN < 0.5*VDD 29.8 0.5*VDD < GAIN < 0.75*VDD 33.3 db GAIN > 0.75*VDD 35.8 ΔG V Gain matching - -1-1 db C T Crosstalk f = 1 khz, P o = 1 W 50 60 - db Vn Total output noise Inputs shorted and to Ground A curve Inputs shorted and to Ground f = 20 Hz to 20 khz Ω W 231 µv 400 µv SVRR Supply voltage rejection ratio fr = 100 Hz, Vr = 0.5 Vpp, C SVR = 10 µf - 55 - db T r, T f Rise and fall times - - 35 - ns f SW Switching frequency Internal oscillator 240 310 400 khz f SWR Output switching frequency range With internal oscillator by changing Rosc (1) 240 - khz 8/20 Doc ID 022595 Rev 1
Electrical specifications Table 6. Electrical specifications (continued) Symbol Parameter Condition Min Typ Max Unit V inh Digital input high (H) 2.0 - - - V inl Digital input low (L) - - 0.8 STBY < 0.5 V, MUTE = X StandBy Function mode Standby & mute & play STBY > 2.5 V ; MUTE < L Mute STBY > 2.5 V, MUTE > H Play A MUTE Mute attenuation V MUTE < L, V STBY = H - 75 - db 1. f SW = 10 6 / ((16 * R OSC + 182) * 4) khz, f SYNCLK = 2 * f SW with R3 = 39 kω (see Figure 3) V Doc ID 022595 Rev 1 9/20
Electrical specifications 3.5 Test circuit Figure 3. Test circuit stereo application and mono BTL mode J1 INPUT 3 4 1 2 L- L+ R- R+ MONO INPUT L+, L- Only J3 MONO Config 3V3 PS J4 OUT C29 2.2uF 1 C1 1uF C2 1uF C5 100nF J7 For Single-Ended Input FREQUENCY SHIFT PS Q1 KTC3875(S) R13 47k R14 100k R9 180K 1 2 3 C8 100nF R10 VDDS 100k R11 100k J8 For Single-Ended Input and MONO Config C11 R12 100k 1uF C12 S2 S1 MUTE 1 3 STBY 1 3 1uF 2 2 R19 33k R4 120k R2 33k IC2 L4931CZ33 2 GND IN 3 C9 100nF D1 18V R8 6.8k VCC 3V3 POWER SUPPLY C3 1nF C4 1nF VDDS R1 R7 22R 47k DIAG C6 100nF SYNC R3 39K VDDS J12 J9 J11 J6 J10 J5 VDDS C10 100nF C13 1nF C14 1nF + C15 2.2uF 16V + C7 2.2uF 16V 1 SUB_GND 22 INPA 23 INNA 27 SGND 26 VDDS 28 DIAG 19 VDDPW 18 PGND 25 SYNCLK IC1 24 ROSC 30 GAIN 31 MODE 35 SVCC 36 VSS 32 INPB 33 INNB 21 MUTE 20 STBY (PSSO36) CLASS-D AMPLIFIER OUTPA OUTPA PGNDA PGNDA PVCCA PVCCA OUTNA OUTNA OUTPB OUTPB PVCCB PVCCB PGNDB PGNDB OUTNB OUTNB VREF SVR 16 17 14 15 C25 100nF 12 13 10 11 3 2 7 D7 6 C19 100nF 5 4 9 8 34 29 D2 VCC L4 D3 L4S R15 D4 R6 C28 8R 22R 220nF C40 WL+ 220nF C26 C30 1uF WR+ 1uF C27 330pF VCC MONO OUT L3S C24 220nF C41 220nF R16 8R LOUTPUT Load=4 ohm L+ L- 1 2 J13 D5 D6 VCC L3 C32 2200uF 50V L1 + C23 2200uF 50V + 1 2 J2 VCC GND VCC D8 R5 22R C31 1uF C21 330pF L1S WL- WR- MONO OUT L2 C20 1uF C18 220nF C22 220nF R17 8R C42 220nF C43 220nF R18 8R R-OUTPUT Load=4 ohm R+ R- 2 1 J14 D9 L2S C17 10uF 10V C16 10uF 10V Optional components or circuitry MODE SETTING MODE JUMPER STEREO J5 MONO J6,J3,J8 GAIN SETTING GAIN JUMPER 23.6dB J9 29.6dB J10 33.1dB 35.6dB J11 J12 10/20 Doc ID 022595 Rev 1
Characterization curves 4 Characterization curves Unless otherwise stated, measurements were made under the following conditions: Vcc = 36 V, f = 1 khz, G V = 23.6 db, Rosc = 39 kω, Cosc = 100 nf, Tamb = 25 C. 4.1 For R L = 4 Ω, stereo configuration Figure 4. Output power vs. supply voltage 11/20 Doc ID 022595 Rev 1
Characterization curves Figure 5. THD vs. output power Figure 6. THD vs. frequency 12/20 Doc ID 022595 Rev 1
Characterization curves Figure 7. FFT performance Figure 8. Crosstalk vs. frequency Doc ID 022595 Rev 1 13/20
Characterization curves 4.2 For R L = 3 Ω, mono BTL configuration Figure 9. Output power vs. supply voltage 14/20 Doc ID 022595 Rev 1
Characterization curves Figure 10. THD vs. output power Figure 11. THD vs. frequency Doc ID 022595 Rev 1 15/20
Application information 5 Application information 5.1 Stereo and mono BTL operation selection using the MODE pin The can be used in stereo applications or mono BTL applications. Connecting the MODE pin to the VDDS pin configures the device in mono BTL. The output of the two channels can be paralleled. When the MODE pin is connected to ground or floating (pulled down internally) the device works as a stereo amplifier. 5.2 Gain setting The gain of the is set by GAIN (pin 30). Table 7. Gain settings GAIN0 Total Gain Application suggestion VGAIN < 0.25*VDDS 23.6 db GAIN pin connected to SGND 0.25*VDDS < VGAIN < 0.5*VDDS 29.6 db Rc10 = Rc11= Rc12 = 100 K max 0.5*VDDS < VGAIN < 0.75*VDDS 33.1 db Rc10 = Rc11 = Rc12 = 100K max VGAIN > 0.75*VDDS 35.6 db GAIN pin connected to VDDS 5.3 Smart protection To avoid dynamic impedance drop, two overcurrent thresholds are set. The first threshold is for the overcurrent limit. The device limits the output current to the first threshold but does not shut down the PWM outputs. If the device is shorted and at least one of the two output currents reaches the second threshold, the device is shut down immediately. The device will recover automatically when the fault is removed from the BTL outputs. 16/20 Doc ID 022595 Rev 1
Package mechanical data 6 Package mechanical data In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark. The comes in a 36-pin PowerSSO package with exposed pad up. Figure 12 shows the package outline and Table 8 gives the dimensions. Table 8. Symbol PowerSSO36 EPU dimensions Dimensions in mm Dimensions in inches Min Typ Max Min Typ Max A 2.15-2.45 0.085-0.096 A2 2.15-2.35 0.085-0.093 a1 0-0.10 0-0.004 b 0.18-0.36 0.007-0.014 c 0.23-0.32 0.009-0.013 D 10.10-10.50 0.398-0.413 E 7.40-7.60 0.291-0.299 e - 0.5 - - 0.020 - e3-8.5 - - 0.335 - F - 2.3 - - 0.091 - G - - 0.10 - - 0.004 H 10.10-10.50 0.398-0.413 h - - 0.40 - - 0.016 k 0-8 degrees - - 8 degrees L 0.60-1.00 0.024-0.039 M - 4.30 - - 0.169 - N - - 10 degrees - - 10 degrees O - 1.20 - - 0.047 - Q - 0.80 - - 0.031 - S - 2.90 - - 0.114 - T - 3.65 - - 0.144 - U - 1.00 - - 0.039 - X 4.10-4.70 0.161-0.185 Y 4.90-7.10 0.193-0.280 Doc ID 022595 Rev 1 17/20
Doc ID 022595 Rev 1 18/20 Figure 12. PowerSSO36 EPU outline drawing h x 45 Package mechanical data
Revision history 7 Revision history Table 9. Document revision history Date Revision Changes 12-Dec-2011 1 Initial release. Doc ID 022595 Rev 1 19/20
Please Read Carefully: Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ( ST ) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice. All ST products are sold pursuant to ST s terms and conditions of sale. Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein. UNLESS OTHERWISE SET FORTH IN ST S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER S OWN RISK. Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST. ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners. 2011 STMicroelectronics - All rights reserved STMicroelectronics group of companies Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com 20/20 Doc ID 022595 Rev 1