As presented at Euro DesignCon 2004 Channel Compliance Testing Utilizing Novel Statistical Eye Methodology

Similar documents
T10/05-428r0. From: Yuriy M. Greshishchev, PMC-Sierra Inc. Date: 06 November 2005

06-011r0 Towards a SAS-2 Physical Layer Specification. Kevin Witt 11/30/2005

Comparison of Time Domain and Statistical IBIS-AMI Analyses Mike LaBonte SiSoft

Comparison of Time Domain and Statistical IBIS-AMI Analyses

OIF CEI 6G LR OVERVIEW

Statistical Link Modeling

Chip-to-module far-end TX eye measurement proposal

Partial Response Signaling for Backplane Applications

ECEN720: High-Speed Links Circuits and Systems Spring 2017

ECEN720: High-Speed Links Circuits and Systems Spring 2017

Studies on FIR Filter Pre-Emphasis for High-Speed Backplane Data Transmission

H19- Reliable Serial Backplane Data Transmission at 10 Gb/s. January 30, 2002 Slide 1 of 24

Data Mining 12-Port S- Parameters

Channel operating margin for PAM4 CDAUI-8 chip-to-chip interfaces

To learn statistical bit-error-rate (BER) simulation, BER link noise budgeting and using ADS to model high speed I/O link circuits

Agilent Technologies High-Definition Multimedia

Electronic Dispersion Compensation of 40-Gb/s Multimode Fiber Links Using IIR Equalization

Survey of High-Speed Serial Technologies

SAS-2 6Gbps PHY Specification

Revving up VPX for 10Gbaud operation a case study for implementing IEEE 802.3ap 10GBASE-KR over a VPX backplane Bob Sullivan, Michael Rose, Jason Boh

DFEEYE Reference Receiver Solutions for SAS-2 Compliance Testing r0

25Gb/s Ethernet Channel Design in Context:

Specifying a Channel Through Impulse Response. Charles Moore July 9, 2004

06-496r3 SAS-2 Electrical Specification Proposal. Kevin Witt SAS-2 Phy Working Group 1/16/07

100 Gb/s: The High Speed Connectivity Race is On

Beta and Epsilon Point Update. Adam Healey Mark Marlett August 8, 2007

Keysight Technologies Signal Integrity Tips and Techniques Using TDR, VNA and Modeling

To learn fundamentals of high speed I/O link equalization techniques.

Baseline COM parameters for 50G Backplane and Copper Cable specifications

FIBRE CHANNEL CONSORTIUM

Barry Olawsky Hewlett Packard (1/16/2007)

IEEE 802.3ae Interim Meeting - May 21st - 25th. XAUI Channel. Connector Noise Analysis - Z-Pack HM-Zd May 22, 2001

Advanced Product Design & Test for High-Speed Digital Devices

08-027r2 Toward SSC Modulation Specs and Link Budget

Transmit Waveform Calibration for Receiver Testing. Kevin Witt & Mahbubul Bari Jan 15, r1

TITLE. Novel Methodology of IBIS-AMI Hardware Correlation using Trend and Distribution Analysis for high-speed SerDes System

To learn Statistical Bit-error-rate (BER) simulation, BERlink noise budgeting and usage of ADS to model high speed I/O link circuits.

Signal Integrity Test Report

40 AND 100 GIGABIT ETHERNET CONSORTIUM

SAS-2 6Gbps PHY Specification

Toward SSC Modulation Specs and Link Budget

A Significant Technology Advancement in High-Speed Link Modeling and Simulation

A Significant Technology Advancement in High-Speed Link Modeling and Simulation

For IEEE 802.3ck March, Intel

To learn S-parameters, eye diagram, ISI, modulation techniques and their simulations in MATLAB and Cadence.

Analyze and Optimize 32- to 56- Gbps Serial Link Channels

Validation Report Comparison of Eye Patterns Generated By Synopsys HSPICE and the Agilent PLTS

TITLE. Capturing (LP)DDR4 Interface PSIJ and RJ Performance. Image. Topic: Topic: John Ellis, Synopsys, Inc. Topic: malesuada blandit euismod.

A SerDes Balancing Act: Co-Optimizing Tx and Rx Equalization Settings to Maximize Margin. Donald Telian, Owner SiGuys Todd Westerhoff, VP SiSoft

TDEC for PAM4 Potential TDP replacement for clause 123, and Tx quality metric for future 56G PAM4 shortwave systems

To learn S-parameter, eye diagram, ISI, modulation techniques and to simulate in Matlab and Cadence.

IEEE Std 802.3ap (Amendment to IEEE Std )

DesignCon Comparison of Two Statistical Methods for High Speed Serial Link Simulation

400G-BD4.2 Multimode Fiber 8x50Gbps Technical Specifications

A possible receiver architecture and preliminary COM Analysis with GEL Channels

NRZ CHIP-CHIP. CDAUI-8 Chip-Chip. Tom Palkert. MoSys 12/16/2014

56+ Gb/s Serial Transmission using Duobinary Signaling

EE290C Spring Lecture 5: Equalization Techniques. Elad Alon Dept. of EECS 9" FR4 26" FR4. 9" FR4, via stub.

The Practical Limitations of S Parameter Measurements and the Impact on Time- Domain Simulations of High Speed Interconnects

UNH IOL 10 GIGABIT ETHERNET CONSORTIUM

Ultrascale DDR4 De-emphasis and CTLE Feature Optimization with Statistical Engine for BER Specification

SAS-2 Transmitter/Receiver S- Parameter Measurement (07-012r0) Barry Olawsky Hewlett Packard (1/11/2007)

Baseline Proposal for 100G Backplane Specification Using PAM2. Mike Dudek QLogic Mike Li Altera Feb 25, 2012

High-Speed Links. Agenda : High Speed Links

Lambert Simonovich 5/28/2012

04-370r1 SAS-1.1 Merge IT and IR with XT and XR 1 December 2004

Effect of Power Noise on Multi-Gigabit Serial Links

T10/08-248r0 Considerations for Testing Jitter Tolerance Using the Inverse JTF Mask. Guillaume Fortin PMC-Sierra

End-to-End System-Level Simulations with Repeaters for PCIe Gen4: A How-To Guide

Virtex-5 FPGA RocketIO GTX Transceiver IBIS-AMI Signal Integrity Simulation Kit User Guide

Date: October 4, 2004 T10 Technical Committee From: Bill Ham Subject: SAS 1.1 PHY jitter MJSQ modifications

Equalization and Near-End Crosstalk (NEXT) Noise Cancellation for 20-Gbit/sec 4-PAM Backplane Serial I/O Interconnections

SHF Communication Technologies AG. Wilhelm-von-Siemens-Str. 23D Berlin Germany. Phone Fax

Fibre Channel Consortium

EDA365. DesignCon Semi-Analytic Performance of NRZ/PAM4/PR2 Modulation Across Gb/s Backplanes With Analog Equalization

Backchannel Modeling and Simulation Using Recent Enhancements to the IBIS Standard

Validation & Analysis of Complex Serial Bus Link Models

Ultra640 SCSI with Receiver Equalization, 25 meters into a Backplane with 6 loads. Russ Brown Quantum Corporation

High-Speed Circuits and Systems Laboratory B.M.Yu. High-Speed Circuits and Systems Lab.

Signal integrity analysis of a low cost PCB to PCB system

BERT bathtub, TDP and stressed eye generator

M8195A 65 GSa/s Arbitrary Waveform Generator

ULTRASCALE DDR4 DE-EMPHASIS AND CTLE FEATURE OPTIMIZATION WITH STATISTICAL ENGINE FOR BER SPECIFICATION

Advanced Signal Integrity Measurements of High- Speed Differential Channels

Revision of Lecture One

A PROGRAMMABLE PRE-CURSOR ISI EQUALIZATION CIRCUIT FOR HIGH-SPEED SERIAL LINK OVER HIGHLY LOSSY BACKPLANE CHANNEL

Utilizing TDR and VNA Data to Develop 4-port Frequency Dependent Models

Samtec MODS-LJ Series (LIFEJACK ) Category 5/5e Qualification

Ultra320 SCSI with Receiver Equalization, 25 meters into a Backplane with 6 loads. Russ Brown Quantum Corporation

EQUALIZERS. HOW DO? BY: ANKIT JAIN

Link Budget Analysis for CX4 Ze ev Roth, Dimitry Taich

Multi-level Signaling in Highdensity, High-speed Electrical Links

CAUI-4 Consensus Building, Specification Discussion. Oct 2012

PAM4 Signaling in High Speed Serial Technology: Test, Analysis, and Debug APPLICATION NOTE

DesignCon Advanced Tools for High Speed Serial Data Measurements: Equalizer Emulation And Virtual Probing

High-Throughput, High- Sensitivity Measurement of Power Supply-Induced Bounded, Uncorrelated Jitter in Time, Frequency, and Statistical Domains

ECE 546 Introduction

Towards 100G over Copper

A Technical Discussion of TDR Techniques, S-parameters, RF Sockets, and Probing Techniques for High Speed Serial Data Designs

A 10Gbps Analog Adaptive Equalizer and Pulse Shaping Circuit for Backplane Interface

Transcription:

T10/05-198r0 As presented at Euro DesignCon 2004 Channel Compliance Testing Utilizing Novel Statistical Eye Methodology Anthony Sanders Infineon Technologies Mike Resso John D Ambrosia Technologies Agilent Technologies Tyco Electronics Presented by Harvey Newman Infineon Technologies To SAS-2 2 6Gbps physical WG May 25, 2005

A Simple System Perspective Receiver

Current Methods 0 0.5 2 ( f ) 20 ( e)[ a f + a f a f ] S 21 log 1 2 + 3 SDD21 (db) ISI Loss > 4 db -11.4 Sample Compliance Interconnect

The Real Problem 0-5 -10 Sdd21 (db) -15-20 -25-30 -35-40 0 1 2 3 4 5 6 Frequency (GHz) Top Near-Top Near-Bottom Bottom XAUI

How to Measure The Channel Physical Layer Test Test System software Tyco Tyco Backplane 4-4-port Vector Network Analyzer

Measuring the whole Channel Term. Forward Channel Term. P1,P2 TxP,N P3,P4 RxP,N Term. Term. NEXT Term. Term. Term. Term. Term. Term. P1,P2 TxP,N FEXT P1,P2 TxP,N P3,P4 RxP,N P3,P4 RxP,N Term. Term.

Differential Measurements Differential Signal Common Signal Port 1 Port 2 Port 1 Port 2 S DD11 S DD12 S DC11 S DC12 S DD21 S DD22 S DC21 S DC 22 S CD11 S CD12 S CC11 S CC12 S CD21 S CD22 S CC21 S CC 22

Frequency Response 0-5 Return Loss Channel Return Loss Transmitter & Receiver -10 Magnitude (db) -15-20 -25-30 -35 Transfer Function with return loss Example crosstalk -40 0 1 2 3 4 5 6 7 8 9 10 Frequency (Hz) x 10 9

Analysing Channels Must include all channel effects Mode conversions Channel and device return loss Crosstalk Magnitude and phase Return Loss Influence of the pattern/coding Must include all jitter and statistical effects

What is the real problem? Various Coding FIR Various Coding FIR Linear equalisation Multilevel sampling Nonlinear equalisation Transmitter Channel Receiver Correlated and uncorrelated transmitters Various Channels incl. FEXT and NEXT Various jittered signalling types with common mode noise and return loss

Introducing Stateye Following slides introduce the basic theory of stateye based on alpha c++ code and gnuplot running under Linux I would suggest that if there are questions, ask while I am presenting. It is important to understand each step

Simple Transfer Function

Impulse Response

Pulse Response

Symbols

ISI

Worst case patterns

Worst Case Sampling Jitter Jitter Probability Density Function

Worst Case Eye Opening Jitter Probability Density Function

Cursor Extraction

Conditional pdf

Conditional pdf

Conditional pdf

Sampling Jitter

Average pdf over transmit jitter

Pdf -> > cdf

Conditional Average cdfs

Stateye

Taking more cursors

Taking more cursors

Simple Crosstalk

Pulse Response of Crosstalk

Effect of crosstalk on pdf

Effect of crosstalk on stateye

Multiple Crosstalk Aggressors

Multiple Crosstalk Aggressors

Real Probability

Pause for Breathe (mine)

A Channel Example

Short Channel no via

Short Channel no via

Short Channel no via

Short Channel with via

Short Channel with via

Short Channel with via

Longer Channel

Longer Channel

Longer Channel

Longer Channel + deemphasis

Longer Channel + deemphasis

Long Channel with close rx via

Long Channel with close rx via -----------------

Long Channel with close rx via

Longer Channel + DFE

Longer Channel + DFE

Dealing with Correlated Data

DCD or Pulse Shrinkage

PAM

Return Loss, Boosting and FIRs Transmitter n port s-parameter Channel n port s-parameter Linear Equaliser Receiver n port s-parameter Convert to T-matrix, multiply and convert back to S-matrix Calculate pulse response Push pulse response through any FIR

Dealing with common mode Calculate common mode transfer function Create the pulse response seen at the receiver Extract the cursors Additional use the cursors in the calculation of the conditional pdf,, as for crosstalk

Stateye Stateye is a non-profit, open source, developers forum under www.stateye stateye.org Currently stateye is being re-developed Stateye is being rewritten currently under c++ to allow easier contribution and exploration of differing technical opinions The initial c++ class structure and initial functions will be made available at the above website.

Stateye Lab results concerning validation of this technique are also available from the website Stateye is under continuous development and improvement and encourages contribution This presentation is available from the T10 website. T10/05-198r0