Digitally Controlled Delay Lines

Similar documents
Low Power Glitch Free Delay Lines

BOOTH RECODED WALLACE TREE MULTIPLIER USING NAND BASED DIGITALLY CONTROLLED DELAY LINES

PHASE-LOCKED loops (PLLs) are widely used in many

A Low Power Digitally Controlled Oscillator Using 0.18um Technology

A wide-range all-digital duty-cycle corrector with output clock phase alignment in 65 nm CMOS technology

Digital-Centric RF CMOS Technologies

DELAY-LOCKED loops (DLLs) have been widely used to

PAPER Low Pass Filter-Less Pulse Width Controlled PLL Using Time to Soft Thermometer Code Converter

Fast-lock all-digital DLL and digitally-controlled phase shifter for DDR controller applications

IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 3, MARCH A Wide-Range and Fast-Locking All-Digital Cycle-Controlled Delay-Locked Loop

Published by: PIONEER RESEARCH & DEVELOPMENT GROUP ( 1

A Monotonic and Low-Power Digitally Controlled Oscillator Using Standard Cells for SoC Applications

An Ultra-Low-Power 15-bit Digitally Controlled Oscillator with High Resolution

A High-Resolution Dual-Loop Digital DLL

IN RECENT years, the phase-locked loop (PLL) has been a

An Ultra-Low-Power 15-bit Digitally Controlled Oscillator with High Resolution

A LOW POWER SINGLE PHASE CLOCK DISTRIBUTION USING 4/5 PRESCALER TECHNIQUE

A Frequency Synthesis of All Digital Phase Locked Loop

Design of 10-bit current steering DAC with binary and segmented architecture

A Low Power Single Phase Clock Distribution Multiband Network

A digital phase corrector with a duty cycle detector and transmitter for a Quad Data Rate I/O scheme

Low Power CMOS Digitally Controlled Oscillator Manoj Kumar #1, Sandeep K. Arya #2, Sujata Pandey* 3 and Timsi #4

An Efficient and High Speed 10 Transistor Full Adders with Lector Technique

RECENT advances in integrated circuit (IC) technology

Optimization of Digitally Controlled Oscillator with Low Power

Design of -Tolerant I/O Buffer With PVT Compensation Realized by Only Thin-Oxide Devices

VLSI Implementation of Digital Down Converter (DDC)

CHAPTER 2 LITERATURE SURVEY

A Monotonic, low power and high resolution digitally controlled oscillator

Design and implementation of low power, area efficient, multiple output voltage level shifter using 45nm design technology

DLL Based Clock Generator with Low Power and High Speed Frequency Multiplier

Certain Investigations on NAND Based Flip Flops for Glitch Avoidance Using Tanner

Highly Reliable Frequency Multiplier with DLL-Based Clock Generator for System-On-Chip

Comparison And Performance Analysis Of Phase Frequency Detector With Charge Pump And Voltage Controlled Oscillator For PLL In 180nm Technology

Delay-Locked Loop Using 4 Cell Delay Line with Extended Inverters

Design of Low Noise 16-bit CMOS Digitally Controlled Oscillator

Bootstrapped ring oscillator with feedforward inputs for ultra-low-voltage application

Wide frequency range duty cycle correction circuit for DDR interface

MULTIPHASE clocks are useful in many applications.

An All-digital Delay-locked Loop using a Lock-in Pre-search Algorithm for High-speed DRAMs

Acounter-basedall-digital spread-spectrum clock generatorwithhighemi reductionin65nmcmos

A fast lock-in all-digital phase-locked loop in 40-nm CMOS technology

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 59, NO. 3, MARCH

A Low-Power and Portable Spread Spectrum Clock Generator for SoC Applications

High-Performance of Domino Logic Circuit for Wide Fan-In Gates Using Mentor Graphics Tools

A fully synthesizable injection-locked PLL with feedback current output DAC in 28 nm FDSOI

An Fpga Implementation Of N/N+1 Prescaler For A Low Power Single Phase Clock Distribution System

AS THE DATA rate demanded by multimedia system

Chapter 2 Analysis of Quantization Noise Reduction Techniques for Fractional-N PLL

A Wide-Range Delay-Locked Loop With a Fixed Latency of One Clock Cycle

Synchronous Mirror Delays. ECG 721 Memory Circuit Design Kevin Buck

A Wide Range PLL Using Self-Healing Prescaler/VCO in CMOS

Design and Implementation of Truncated Multipliers for Precision Improvement and Its Application to a Filter Structure

HIGH PERFORMANCE VOLTAGE CONTROLLED OSCILLATOR (VCO) USING 65NM VLSI TECHNOLOGY

Optimization of Flexible Divider

An Inductor-Less Broadband Low Noise Amplifier Using Switched Capacitor with Composite Transistor Pair in 90 nm CMOS Technology

Implementation of High Performance Carry Save Adder Using Domino Logic

Design of an optimized multiplier based on approximation logic

/$ IEEE

A stable and low power on-chip system clock circuit for sensor nodes and low Power Timers

Low power and Area Efficient MDC based FFT for Twin Data Streams

Gdi Technique Based Carry Look Ahead Adder Design

CMOS Design of Wideband Inductor-Less LNA

FPGA IMPLEMENTATION OF POWER EFFICIENT ALL DIGITAL PHASE LOCKED LOOP

A HIGH SPEED DYNAMIC RIPPLE CARRY ADDER

Design of Low Power High Speed Fully Dynamic CMOS Latched Comparator

Biju Viswanath Rajagopal P C Ramya Nair S R Jobin Cyriac. QuEST Global

Design And Implementation Of Arithmetic Logic Unit Using Modified Quasi Static Energy Recovery Adiabatic Logic

Available online at ScienceDirect. International Conference On DESIGN AND MANUFACTURING, IConDM 2013

Design of a Single Phase Clock Multiband Flexible Divider Using Low Power Techniques

Cmos Full Adder and Multiplexer Based Encoder for Low Resolution Flash Adc

Design and Implementation of combinational circuits in different low power logic styles

A10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram

A Symbol-Rate Timing Synchronization Method for Low Power Wireless OFDM Systems Jui-Yuan Yu, Ching-Che Chung, and Chen-Yi Lee

ISSN Vol.06,Issue.05, August-2014, Pages:

Performance Optimization of Dynamic and Domino logic Carry Look Ahead Adder using CNTFET in 32nm technology

A Novel Low Power Digitally Controlled Oscillator with Improved linear Operating Range

VCO Based Injection-Locked Clock Multiplier with a Continuous Frequency Tracking Loop

Figure 1 Typical block diagram of a high speed voltage comparator.

An 11-bit Two-Stage Hybrid-DAC for TFT LCD Column Drivers

A High Dynamic Range Digitally- Controlled Oscillator (DCO) for All-DPLL systems is. Samira Jafarzade 1, Abumoslem Jannesari 2

Spatial Sensitivity of Capacitors in Distributed Resonators and Its Application to Fine and Wide Frequency Tuning Digital Controlled Oscillators

Designing Nano Scale CMOS Adaptive PLL to Deal, Process Variability and Leakage Current for Better Circuit Performance

DESIGN & IMPLEMENTATION OF FIXED WIDTH MODIFIED BOOTH MULTIPLIER

WITH the explosive growth of the wireless communications

A Reset-Free Anti-Harmonic Programmable MDLL- Based Frequency Multiplier

All Digital Phase Locked Loop Architecture Design Using Vernier Delay Time-to- Digital Converter

A 2.4 GHz to 3.86 GHz digitally controlled oscillator with 18.5 khz frequency resolution using single PMOS varactor

Multiplier and Accumulator Using Csla

PID Implementation on FPGA for Motion Control in DC Motor Using VHDL

THE reference spur for a phase-locked loop (PLL) is generated

Design of Low Power Carry Look-Ahead Adder Using Single Phase Clocked Quasi-Static Adiabatic Logic

REDUCING power consumption and enhancing energy

THE serial advanced technology attachment (SATA) is becoming

DESIGN FOR LOW-POWER USING MULTI-PHASE AND MULTI- FREQUENCY CLOCKING

Design of a Low Voltage low Power Double tail comparator in 180nm cmos Technology

HIGH resolution time-to-digital converters (TDCs)

Design of Low Power High Speed Hybrid Full Adder

32-Bit CMOS Comparator Using a Zero Detector

A High-Speed 64-Bit Binary Comparator

Transcription:

IOSR Journal of VLSI and gnal Processing (IOSR-JVSP) Volume, Issue, Ver. I (May. -Jun. 0), PP -7 e-issn: 00, p-issn No. : 7 www.iosrjournals.org Digitally Controlled Delay Lines Mr. S Vinayaka Babu Abstract: In Digitally Controlled Delay Lines (DCDL) there are different ways to optimize the design of the circuit. DCDLs are used in number of applications such as phase locked loops and delay locked loops. They are used to mainly process the clock signals. These lines produce a programmable delay to the output with respect to the input and also adjust the relative difference between the two signals to produce the reliable data transfer. It is also finds its applications in digital- to-analog converter where time domain resolution is given more importance than the voltage resolution. A digital delay line includes a plurality of delay elements, arranged in sequence having an associated control input. Figure : Delay line block diagram I. Introduction Basic delay circuit using NOR gates The basic delay circuit has been constructed neither using NOR gates as shown in the figure below: Figure : DCDL with NOR gates In this circuit the NOR gates marked with 'A' are fast gates and the gates marked with 'D' are dummy gates used for load balancing. Here delay of the circuit is controlled by the control bit. When =0 the circuit is in pass state. If = it is in turn state. The drawbacks of this circuit are the output of the circuit has glitch which leads to loss of data. To overcome the glitches the circuit has been modified to the circuit shown in figure. DOI: 0.70/00-0007 www.iosrjournals.org Page

0 0 Digitally Controlled Delay Lines Figure : Modified DCDL circuit without glitches In this figure A denotes the fast neither input of each NOR gate. Gates marked with D represents dummy cells added for load balancing. When =0 and = the NOR output is equal to and the NOR allows the signal propagation in the lower NOR gates chain. And if = and =, the state is turn state. In this state the upper input of the DE is passed to the output of NOR. If = and =0 the state is post-turn state. In this DE the output of the NOR is stuck-at, by allowing the propagation, in the previous DE (which is in turn-state), of the output of NOR through NOR. In this circuit the first DE is never in post-turn state, therefore T0 is always. Power optimization of the circuit: The power of the circuit can be optimized in methods. Using an enable signal In this method the input to the circuit is given through an AND gate whose inputs are the input to the circuit and an enable signal. Whenever enable is high the input is given to the circuit or else the input is disabled. U:A U:B U:C U:D 0 U:A U:B U:C U:D 0 U:C U:D U:A U:B U:C U:D U:A U:B OUT U:B U:A U:D U:C 0 U:B U:A U:D U:C 0 IN CLK U7:A 0 Figure : Optimization by clock gating for non-inverting NOR based DCDL In this circuit the input to the first NOR gate is given with through an AND gate. Through this gate the input can be given to the circuit only when necessary. This process helps in reducing the power consumption of the circuit. In this method the leakage current can be reduced as there is no input when the clock is gated. DOI: 0.70/00-0007 www.iosrjournals.org Page

Digitally Controlled Delay Lines. Using multiplexers in place of NOR gates Figure : Optimization by using Multiplexers In this method all the each DE (delay element) in figure are replaced by multiplexers as shown in figure. When multiplexers are used instead of delay elements the number of gates used in the circuit reduces. In any delay element used in a DCDL circuit without glitches there NOR gates used whereas in a multiplexer that gives inverted output there are only gates used. This reduces the area consumed by the circuit as well as the dynamic power consumed by the circuit. II. mulation results for the DCDL circuit with glitches Results Figure : mulation results for DCDL circuit with glitches As seen in the above simulation due to glitches the high output runs for more time compared to the low output. This leads to loss of data in the circuits. To get over the loss of data the circuit, the DCDL circuit has been modified to the circuit shown in fig. Power analysis for the DCDL circuit with glitches The power analysis shows the dynamic power consumed by the circuit is mw. Figure 7: power analysis of DCDL circuit with glitches DOI: 0.70/00-0007 www.iosrjournals.org Page

The figure below show the simulation results of the proposed DCDL circuit. Digitally Controlled Delay Lines Figure : mulation waveform of proposed DCDL without glitches This simulation results show the DCDL circuit without glitches. 'in' is the input to the circuit, 'out' is the output of the circuit and the control signals are 'ti' and 'si'. The signals in-in represent the outputs to the upper NOR gates and out-out represent the outputs of the lower NOR gates 'o' represents the input to the last NOR gate in the lower row and 'in' represents the second input to the upper NOR gates. The power consumption of the circuit when checked on the FPGA is as shown below: Figure : Power consumption of the DCDL circuit without glitches The figure below shows the simulation results of the DCDL circuit with the input given through an 'AND' gate. Figure 0: mulation waveform of the DCDL circuit with input through AND gate DOI: 0.70/00-0007 www.iosrjournals.org Page

Digitally Controlled Delay Lines As seen in the simulation waveform above the input to the circuit is given only when 'in' which is the input to the AND gate is active. Thus the circuit is active only when the 'in' is high. The power consumption of the circuit is as shown below: Figure : Power consumption of the DCDL circuit with input from AND gate The figure below shows the simulation waveform of the DCDL circuit built using a multiplexer. Figure : DCDL constructed using multiplexers In this simulation results 'in' represents the input and 'out' the output of the DCDL. 's', 's', 'sel', 'sel', 'sel' represent the select lines of the multiplexers used. In the above simulation result the signals p-p represent the inputs to the multiplexers and o-o represent the outputs of the multiplexers. The power consumption of the circuit is as shown in figure. Figure : Power consumption of the DCDL circuit built using multiplexers DOI: 0.70/00-0007 www.iosrjournals.org Page

Digitally Controlled Delay Lines III. Conclusion On observing the power consumption each of the circuits, for the DCDL circuit with glitches (fig ) has the maximum dynamic power (mw) this is due to the glitches that are produced in the circuit. To overcome the glitches the DCDL circuit has been modified as shown in figure, as seen in the power report of this circuit the dynamic power consumption has reduced to mw which shows the reduction in the glitches. On optimizing the power of the circuit by using an enable signal the power consumption in terms of dynamic power remains same as the all the gates of the circuit work all the time. On optimizing the power of the circuit using multiplexers, the dynamic power reduces to mw as only half the gates in the circuit are active each time. Reference []. Chen P. L, Chung C. C, and Lee C.Y, A portable digitally controlled oscillator using novel varactors, IEEE Trans. Circuits Syst. II, Exp. Briefs, vol., no., pp. 7, May 0. []. Chen P. L, Chung C. C, Yang J. N, and Lee C. Y., A clock generator with cascaded dynamic frequency counting loops for wide multiplication range applications, IEEE J. Solid-State Circuits, vol., no., pp. 7, Jun. 0. []. Choi K. H, Shin J. B, m J. Y, and Park H. J, An interpolating digitally controlled oscillator for a wide range all digital PLL, IEEE Trans. Circuits Syst. I, Reg. Papers, vol., no., pp. 0 0, Sep. 00. []. Matano T. M, Takai Y, Takahashi T, Sakito Y, Fujii I, Takaishi Y, Fujisawa H, Kubouchi S, Narui S, Arai M, Morino K, Nakamura M, Miyatake S, Sekiguchi T, and Koyama K, A -Gb/s/pin -Mb DDRII SDRAM using a digital DLL and a slew-ratecontrolled output buffer, IEEE J. Solid-State Circuits, vol., no., pp. 7 7, May 00. []. Moon B. M, Park Y. J, and Jeong D. K, Monotonic wide-range digitally controlled oscillator compensated for supply voltage variation, IEEE Trans. Circuits Syst. II, Exp. Briefs, vol., no. 0, pp. 0 00, Oct. 00. []. Staszewski R.B, Muhammad K, Leipold D, Hung C.-M, Ho Y.-C, Wallberg J. L, Fernando C, Maggio K, Staszewski R, Jung T, Koh J, John S, Deng I.Y, Sarda V, Moreira-Tamayo O,Mayega V, Katz R, Friedman O, Eliezer O.E, de-obaldia E, and Balsara P.T., All-digital TX frequencysynthesizer and discrete-time receiver for bluetooth radio in 0-nm CMOS, IEEE J. Solid-State Circuits, vol., no., pp. 7, Dec. 00. [7]. Yang R. J and Liu S. I, A. GHz all digital delay locked loop in 0. mm CMOS technology, IEEE J. Solid-State Circuits, vol., no., pp. 7, Nov. 0. BIOGRAPHY Mr. S VINAYAKA BABU MBA, Mtech Received his post graduation MBA from IIMB and Mtech in VLSI Embedded Systems from Bangalore University. His current research interests included in VLSI and IC designs. DOI: 0.70/00-0007 www.iosrjournals.org 7 Page

2024 © hobbydocbox.com Privacy Policy | Terms of Service | Feedback