description/ordering information

Similar documents
TL598 PULSE-WIDTH-MODULATION CONTROL CIRCUITS

TL594 PULSE-WIDTH-MODULATION CONTROL CIRCUIT

description/ordering information

SN75157 DUAL DIFFERENTIAL LINE RECEIVER

TL494 PULSE-WIDTH-MODULATION CONTROL CIRCUITS

LP324, LP2902 ULTRA-LOW-POWER QUADRUPLE OPERATIONAL AMPLIFIERS

description/ordering information

ua9637ac DUAL DIFFERENTIAL LINE RECEIVER

AVAILABLE OPTIONS PACKAGE SMALL OUTLINE (D) The D package is available taped and reeled. Add the suffix R to the device type (i.e., LT1030CDR).

TL594 PULSE-WIDTH-MODULATION CONTROL CIRCUITS

SN75150 DUAL LINE DRIVER

LF411 JFET-INPUT OPERATIONAL AMPLIFIER

LM2900, LM3900 QUADRUPLE NORTON OPERATIONAL AMPLIFIERS

TL4581 DUAL LOW-NOISE HIGH-DRIVE OPERATIONAL AMPLIFIER

description/ordering information

TL494 PULSE-WIDTH-MODULATION CONTROL CIRCUITS

TL494 PULSE-WIDTH-MODULATION CONTROL CIRCUITS

SN75158 DUAL DIFFERENTIAL LINE DRIVER

TL594C, TL594I, TL594Y PULSE-WIDTH-MODULATION CONTROL CIRCUITS

PRECISION VOLTAGE REGULATORS

AVAILABLE OPTIONS PACKAGE VIOmax SMALL OUTLINE. PLASTIC DIP at 25 C (D) (P) 0 C to 70 C 5 mv LM306D LM306P

1 to 4 Configurable Clock Buffer for 3D Displays

ORDERING INFORMATION T A PACKAGE ORDERABLE PART NUMBER. SOIC D Tape and reel SN74CBTD3306DR 40 C to85 C

SN74LV04A-Q1 HEX INVERTER

TL780 SERIES POSITIVE-VOLTAGE REGULATORS

High-Side, Bidirectional CURRENT SHUNT MONITOR

ORDERING INFORMATION. SOIC DW Tape and reel SN74CBT3384ADWR

description/ordering information

UC1842A-EP, UC1843A-EP, UC1844A-EP, UC1845A-EP CURRENT-MODE PWM CONTROLLER

CD74HC4017-Q1 HIGH-SPEED CMOS LOGIC DECADE COUNTER/DIVIDER WITH 10 DECODED OUTPUTS

SN75207B DUAL SENSE AMPLIFIER FOR MOS MEMORIES OR DUAL HIGH-SENSITIVITY LINE RECEIVERS

TL494C, TL494I, TL494M, TL494Y PULSE-WIDTH-MODULATION CONTROL CIRCUITS

CD74AC251, CD74ACT251

SN74CBT3861DWR 10-BIT FET BUS SWITCH. description. logic diagram (positive logic)

Data sheet acquired from Harris Semiconductor SCHS083B Revised March 2003

CD54/74AC283, CD54/74ACT283

ORDERING INFORMATION PACKAGE

GENERAL-PURPOSE LOW-VOLTAGE COMPARATORS

description logic diagram (positive logic) logic symbol

Precision Gain = 10 DIFFERENTIAL AMPLIFIER

Resonant Fluorescent Lamp Driver

SN75471 THRU SN75473 DUAL PERIPHERAL DRIVERS

CD54HCT258, CD74HCT258 QUADRUPLE 2-LINE TO 1-LINE SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

description block diagram

SN75124 TRIPLE LINE RECEIVER

MC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS

MC3303, MC3403 QUADRUPLE LOW-POWER OPERATIONAL AMPLIFIERS

TL494M PULSE-WIDTH-MODULATION CONTROL CIRCUIT

A733C...D, N, OR NS PACKAGE (TOP VIEW) ORDERING INFORMATION

3.3 V Dual LVTTL to DIfferential LVPECL Translator

SN54ALS139, SN74ALS139 DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS

description/ordering information

74ACT11244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS

RC4136, RM4136, RV4136 QUAD GENERAL-PURPOSE OPERATIONAL AMPLIFIERS

SN74LV374A-Q1 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

+5V Precision VOLTAGE REFERENCE

SN74LVC2G32-EP DUAL 2-INPUT POSITIVE-OR GATE

Data sheet acquired from Harris Semiconductor SCHS038C Revised October 2003

Technical Documents. SLPS532A MARCH 2015 REVISED DECEMBER 2017 CSD18536KCS 60 V N-Channel NexFET Power MOSFET

description/ordering information

ORDERING INFORMATION. TOP-SIDE MARKING PDIP N Tube SN74S1051N SN74S1051N

Related Synchronous MOSFET Drivers DEVICE NAME ADDITIONAL FEATURES INPUTS TPS2830. Noninverted TPS2831. Inverted TPS2834. Noninverted TPS2835

AVAILABLE OPTIONS CERAMIC DIP (J) 6 mv ua747cd ua747cn. 5 mv ua747mj ua747mw ua747mfk

SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

5-V Dual Differential PECL Buffer-to-TTL Translator

description logic diagram (positive logic) logic symbol

description/ordering information

Precision, Gain of 0.2 Level Translation DIFFERENCE AMPLIFIER

ORDERING INFORMATION ORDERABLE PART NUMBER SN74CBTS3306PWR

SN54AC04, SN74AC04 HEX INVERTERS

CD54HC4015, CD74HC4015

CD54HC4049, CD74HC4049, CD54HC4050, CD74HC4050

description/ordering information

AM26C31-EP QUADRUPLE DIFFERENTIAL LINE DRIVER

Supports Partial-Power Down Mode 4.5-V to 5.5-V V Operation. (Output Ground Bounce) <0.8 V at V ESD Protection Exceeds JESD 22

Dual Voltage Detector with Adjustable Hysteresis

SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS SDLS031A DECEMBER 1983 REVISED DECEMBER 2001

SN54ALS09, SN74ALS09 QUADRUPLE 2-INPUT POSITIVE-AND GATES WITH OPEN-COLLECTOR OUTPUTS

5-V PECL-to-TTL Translator

NOT RECOMMENDED FOR NEW DESIGNS USE CDCVF2510A AS A REPLACEMENT

ORDERING INFORMATION. SOP NS Reel of 2000 SN74LVC861ANSR LVC861A SSOP DB Reel of 2000 SN74LVC861ADBR LC861A

description/ordering information

TPS TPS3803G15 TPS3805H33 VOLTAGE DETECTOR APPLICATIONS FEATURES DESCRIPTION

CD74HC4538-Q1 HIGH-SPEED CMOS LOGIC DUAL RETRIGGERABLE PRECISION MONOSTABLE MULTIVIBRATOR

description/ordering information

SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

CD54HC139, CD74HC139, CD54HCT139, CD74HCT139

SN54ALS138A, SN54AS138, SN74ALS138A, SN74AS138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

SN54ACT16240, 74ACT BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SN54ALS38B, SN74ALS38B QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS WITH OPEN-COLLECTOR OUTPUTS

SN74AUC1G125 SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

LOW-DROPOUT VOLTAGE REGULATORS

CD54HC194, CD74HC194, CD74HCT194

Technical Documents. SLVSE98 JULY 2017 DRV3201-Q1 3 Phase Motor Driver-IC for Automotive Safety Applications. Battery Voltage B_EN GNDLS_B.

MC1458, MC1558 DUAL GENERAL-PURPOSE OPERATIONAL AMPLIFIERS

SN54AHCT132, SN74AHCT132 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS

TL7770-5, TL DUAL POWER-SUPPLY SUPERVISORS

P-Channel NexFET Power MOSFET

description CLR SR SER A B C D SL SER GND V CC Q A Q B Q C Q D CLK S1 S0 SR SER CLR CLK SL SER GND

CD54ACT112, CD74ACT112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

Transcription:

SLVS053D FEBRUARY 1988 REVISED NOVEMBER 2003 Complete PWM Power-Control Function Totem-Pole Outputs for 200-mA Sink or Source Current Output Control Selects Parallel or Push-Pull Operation Internal Circuitry Prohibits Double Pulse at Either Output Variable Dead-Time Provides Control Over Total Range Internal Regulator Provides a Stable 5-V Reference Supply, Trimmed to 1% Tolerance On-Board Output Current-Limiting Protection Undervoltage Lockout for Low-V CC Conditions Separate Power and Signal Grounds ERROR 1IN+ AMP 1 1IN FEEDBACK DTC CT RT SIGNAL GND OUT1 D OR N PACKAGE (TOP VIEW) 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 2IN+ ERROR 2IN AMP 2 REF OUTPUT CTRL VCC VC POWER GND OUT2 description/ordering information The TL598 incorporates all the functions required in the construction of pulse-width-modulated (PWM) controlled systems on a single chip. Designed primarily for power-supply control, the TL598 provides the systems engineer with the flexibility to tailor the power-supply control circuits to a specific application. The TL598 contains two error amplifiers, an internal oscillator (externally adjustable), a dead-time control (DTC) comparator, a pulse-steering flip-flop, a 5-V precision reference, undervoltage lockout control, and output control circuits. Two totem-pole outputs provide exceptional rise- and fall-time performance for power FET control. The outputs share a common source supply and common power ground terminals, which allow system designers to eliminate errors caused by high current-induced voltage drops and common-mode noise. The error amplifier has a common-mode voltage range of 0 V to V CC 2 V. The DTC comparator has a fixed offset that prevents overlap of the outputs during push-pull operation. A synchronous multiple supply operation can be achieved by connecting RT to the reference output and providing a sawtooth input to CT. The TL598 device provides an output control function to select either push-pull or parallel operation. Circuit architecture prevents either output from being pulsed twice during push-pull operation. The output frequency for push-pull applications is one-half the oscillator frequency f O 1. For single-ended applications: 2RTCT f O 1 RT CT. TA 0 C to 70 C ORDERING INFORMATION PACKAGE ORDERABLE PART NUMBER TOP-SIDE MARKING PDIP (N) Tube of 25 TL598CN TL598CN SOIC (D) Tube of 40 Reel of 2500 TL598CD TL598CDR TL598C Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package. Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Copyright 2003, Texas Instruments Incorporated POST OFFICE BOX 655303 DALLAS, TEXAS 75265 1

SLVS053D FEBRUARY 1988 REVISED NOVEMBER 2003 FUNCTION TABLE INPUT/OUTPUT CTRL OUTPUT FUNCTION VI = GND Single-ended or parallel output VI = REF Normal push-pull operation functional block diagram RT CT DTC 6 5 0.1 V 4 Oscillator DTC Comparator OUTPUT CTRL (see Function Table) 13 1D C1 11 VC 8 OUT1 1IN+ 1IN 2IN+ 2IN FEEDBACK 1 2 16 15 3 Error Amplifier + 1 Error Amplifier + 2 PWM Comparator Reference Regulator Pulse-Steering Flip-Flop Undervoltage Lockout Control 9 OUT2 10 POWER 12 GND VCC 14 7 REF SIGNAL GND 0.7 ma absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage, V CC (see Note 1)............................................................ 41 V Amplifier input voltage, V I............................................................ V CC + 0.3 V Collector voltage........................................................................... 41 V Output current (each output), sink or source, I O............................................. 250 ma Package thermal impedance, θ JA (see Notes 2 and 3): D package............................ 73 C/W N package............................. 67 C/W Operating virtual junction temperature, T J................................................... 150 C Storage temperature range, T stg................................................... 65 C to 150 C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES: 1. All voltage values, except differential voltages, are with respect to the signal ground terminal. 2. Maximum power dissipation is a function of TJ(max), θ JA, and TA. The maximum allowable power dissipation at any allowable ambient temperature is PD = (TJ(max) TA)/θ JA. Operating at the absolute maximum TJ of 150 C can impact reliability. 3. The package thermal impedance is calculated in accordance with JESD 51-7. 2 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

recommended operating conditions SLVS053D FEBRUARY 1988 REVISED NOVEMBER 2003 MIN MAX UNIT VCC Supply voltage 7 40 V VI Amplifier input voltage 0 VCC 2 V IO Collector voltage 40 V IIL Output current (each output), sink or source 200 ma Current into feedback terminal 0.3 ma CT Timing capacitor 0.00047 10 µf RT Timing resistor 1.8 500 kω fosc Oscillator frequency 1 300 khz TA Operating free-air temperature 0 70 C electrical characteristics over recommended operating free-air temperature range, V CC = 15 V (unless otherwise noted) reference section (see Note 4) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT Output voltage (REF) IO = 1 ma TA = 25 C 4.95 5 5.05 TA = full range 4.9 5.1 Input regulation VCC = 7 V to 40 V TA = 25 C 2 25 mv Output regulation IO = 1 ma to 10 ma TA = 25 C 1 15 TA = full range 50 Output voltage change with temperature TA = MIN to MAX 2 10 mv/v Short-circuit output current REF = 0 V 10 48 ma Full range is 0 C to 70 C. All typical values, except for parameter changes with temperature, are at TA = 25 C. Duration of the short circuit should not exceed one second. NOTE 4: Pulse-testing techniques that maintain the junction temperature as close to the ambient temperature as possible must be used. oscillator section, C T = 0.001 µf, R T = 12 kω (see Figure 1) (see Note 4) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT Frequency 100 khz Standard deviation of frequency All values of VCC, CT, RT, TA constant 100 Hz/kHz Frequency change with voltage VCC = 7 V to 40 V, TA = 25 C 1 10 Hz/kHz Frequency change with temperature# V mv TA = full range 70 120 TA = full range, CT = 0.01 µf 50 80 Hz/kHz Full range is 0 C to 70 C. All typical values, except for parameter changes with temperature, are at TA = 25 C. Standard deviation is a measure of the statistical distribution about the mean, as derived from the formula: N (x n X) 2 n 1 N 1 # Effects of temperature on external RT and CT are not taken into account. NOTE 4. Pulse-testing techniques that maintain the junction temperature as close to the ambient temperature as possible must be used. POST OFFICE BOX 655303 DALLAS, TEXAS 75265 3

SLVS053D FEBRUARY 1988 REVISED NOVEMBER 2003 electrical characteristics over recommended operating free-air temperature range, V CC = 15 V (unless otherwise noted) (continued) error amplifier section (see Note 4) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT Input offset voltage FEEDBACK = 2.5 V 2 10 mv Input offset current FEEDBACK = 2.5 V 25 250 na Input bias current FEEDBACK = 2.5 V 0.2 1 µa Common-mode input voltage range VCC = 7 V to 40 V 0 to VCC 2 Open-loop voltage amplification VO (FEEDBACK) = 3 V, VO (FEEDBACK) = 0.5 V to 3.5 V 70 95 db Unity-gain bandwidth 800 khz Common-mode rejection ratio VCC = 40 V, VIC = 6.5 V, TA = 25 C 65 80 db Output sink current (FEEDBACK) FEEDBACK = 0.5 V 0.3 0.7 ma Output source current (FEEDBACK) FEEDBACK = 3.5 V 2 ma Phase margin at unity gain FEEDBACK = 0.5 V to 3.5 V, RL = 2 kω 65 Supply-voltage rejection ratio FEEDBACK = 2.5 V, VCC = 33 V, RL = 2 kω 100 db All typical values, except for parameter changes with temperature, are at TA = 25 C. NOTE 4. Pulse-testing techniques that maintain the junction temperature as close to the ambient temperature as possible must be used. electrical characteristics over recommended operating free-air temperature range, V CC =15V (unless otherwise noted) undervoltage lockout section (see Note 4) Threshold voltage Hysteresis PARAMETER TEST CONDITIONS MIN MAX UNIT TA = 25 C 4 6 TA = full range 3.5 6.9 TA = 25 C 100 TA = full range 50 Full range is 0 C to 70 C. Hysteresis is the difference between the positive-going input threshold voltage and the negative-going input threshold voltage. NOTE 4. Pulse-testing techniques must be used that maintain the junction temperature as close to the ambient temperature as possible. output section (see Note 4) High-level output voltage Low-level output voltage Output-control input current NOTE 4. PARAMETER TEST CONDITIONS MIN MAX UNIT VCC = 15 V, IO = 200 ma 12 VC = 15 V IO = 20 ma 13 VCC = 15 V, IO = 200 ma 2 VC = 15 V IO = 20 ma 0.4 V V mv VI = Vref 3.5 ma VI = 0.4 V 100 µa Pulse-testing techniques must be used that maintain the junction temperature as close to the ambient temperature as possible. V V 4 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

SLVS053D FEBRUARY 1988 REVISED NOVEMBER 2003 electrical characteristics over recommended operating free-air temperature range, V CC =15V (unless otherwise noted) (continued) dead-time control section (see Figure 1) (see Note 4) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT Input bias current (DTC) VI = 0 to 5.25 V 2 10 µa Maximum duty cycle, each output DTC = 0 V 0.45 Input threshold voltage (DTC) Zero duty cycle 3 3.3 Maximum duty cycle 0 All typical values, except for parameter changes with temperature, are at TA = 25 C. NOTE 4. Pulse-testing techniques must be used that maintain the junction temperature as close to the ambient temperature as possible. pwm comparator section (see Note 4) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT Input threshold voltage (FEEDBACK) DTC = 0 V 3.75 4.5 V Input sink current (FEEDBACK) V(FEEDBACK) = 0.5 V 0.3 0.7 ma All typical values, except for parameter changes with temperature, are at TA = 25 C. NOTE Pulse-testing techniques must be used that maintain the junction temperature as close to the ambient temperature as possible. total device (see Figure 1) (see Note 4) Standby supply current PARAMETER TEST CONDITIONS MIN TYP MAX UNIT RT = Vref, VCC = 15 V 15 21 All other inputs and outputs open VCC = 40 V 20 26 Average supply current DTC = 2 V 15 ma All typical values, except for parameter changes with temperature, are at TA = 25 C. NOTE 4. Pulse-testing techniques must be used that maintain the junction temperature as close to the ambient temperature as possible. switching characteristics, T A = 25 C (see Note 4) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT Output-voltage rise time CL = 1500 pf, VC = 15 V, VCC = 15 V, 60 150 Output-voltage fall time See Figure 2 35 75 NOTE 4. Pulse-testing techniques must be used that maintain the junction temperature as close to the ambient temperature as possible. V ma ns POST OFFICE BOX 655303 DALLAS, TEXAS 75265 5

SLVS053D FEBRUARY 1988 REVISED NOVEMBER 2003 PARAMETER MEASUREMENT INFORMATION 15 V 12 Output VC 1 2 IN+ IN ERROR AMP 1 VCC ERROR AMP 2 IN+ IN 16 15 0.001 µf Test Inputs 12 kω 3 4 5 6 7 FEEDBACK DTC CT RT SIGNAL GND REF OUTPUT CTRL VC OUT1 OUT2 POWER GND 14 13 11 8 9 10 50 kω 15 V OUTPUT 1 OUTPUT 2 VI OUTPUT CONFIGURATION REF + POWER GND FEEDBACK MAIN DEVICE TEST CIRCUIT + ERROR-AMPLIFIER TEST CIRCUIT Figure 1. Test Circuits VC 90% 90% Output CL = 1500 pf 10% 10% 0 V POWER GND tr tf OUTPUT CONFIGURATION OUTPUT-VOLTAGE WAVEFORM Figure 2. Switching Output Configuration and Voltage Waveform 6 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

TYPICAL CHARACTERISTICS SLVS053D FEBRUARY 1988 REVISED NOVEMBER 2003 fosc Oscillator Frequency Hz 100 k 40 k 10 k 4 k 1 k 400 100 40 2% OSCILLATOR FREQUENCY AND FREQUENCY VARIATION vs TIMING RESISTANCE 1% CT = 1 µf 0% 0.1 µf 0.01 µf VCC = 15 V 0.001 µf Df = 1% Amplifier Voltage Amplification db 80 60 40 20 AMPLIFIER VOLTAGE AMPLIFICATION vs FREQUENCY VCC = 15 V VO = 3 V TA = 25 C 10 1 k 4 k 10 k 40 k 100 k 400 k 1 M RT Timing Resistance Ω Frequency variation ( f) is the change in predicted oscillator frequency that occurs over the full temperature range. 0 1 k 10 k 100 k 1 M f Frequency Hz Figure 4 Figure 3 POST OFFICE BOX 655303 DALLAS, TEXAS 75265 7

PACKAGE OPTION ADDENDUM www.ti.com 24-Aug-2018 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Drawing Pins Package Qty Eco Plan TL598CD ACTIVE SOIC D 16 40 Green (RoHS & no Sb/Br) TL598CDR ACTIVE SOIC D 16 2500 Green (RoHS & no Sb/Br) TL598CN ACTIVE PDIP N 16 25 Green (RoHS & no Sb/Br) TL598CNE4 ACTIVE PDIP N 16 25 Green (RoHS & no Sb/Br) (2) Lead/Ball Finish (6) MSL Peak Temp (3) Op Temp ( C) Device Marking (4/5) CU NIPDAU Level-1-260C-UNLIM 0 to 70 TL598C CU NIPDAU Level-1-260C-UNLIM 0 to 70 TL598C CU NIPDAU N / A for Pkg Type 0 to 70 TL598CN CU NIPDAU N / A for Pkg Type 0 to 70 TL598CN Samples (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free". RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement. (3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device. (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device. (6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and Addendum-Page 1

PACKAGE OPTION ADDENDUM www.ti.com 24-Aug-2018 continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page 2

PACKAGE MATERIALS INFORMATION www.ti.com 19-Mar-2008 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Reel Reel Diameter Width (mm) W1 (mm) A0 (mm) B0 (mm) K0 (mm) P1 (mm) W (mm) Pin1 Quadrant TL598CDR SOIC D 16 2500 330.0 16.4 6.5 10.3 2.1 8.0 16.0 Q1 Pack Materials-Page 1

PACKAGE MATERIALS INFORMATION www.ti.com 19-Mar-2008 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) TL598CDR SOIC D 16 2500 333.2 345.9 28.6 Pack Materials-Page 2

IMPORTANT NOTICE Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. TI s published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services. Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Buyers and others who are developing systems that incorporate TI products (collectively, Designers ) understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications. TI s provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, TI Resources ) are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer s company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice. TI s provision of TI Resources does not expand or otherwise alter TI s applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource. Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. TI RESOURCES ARE PROVIDED AS IS AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements. Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S. TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection. Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer s noncompliance with the terms and provisions of this Notice. Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright 2018, Texas Instruments Incorporated