QUICKSWITCH PRODUCTS HIGH-SPEED CMOS QUICKSWITCH DUAL 4:1 MUX/DEMUX

Similar documents
QUICKSWITCH PRODUCTS HIGH-SPEED CMOS QUICKSWITCH 8-BIT BUS SWITCH

QUICKSWITCH PRODUCTS HIGH-SPEED CMOS QUICKSWITCH 16:8 MULTIPLEXER

QUICKSWITCH PRODUCTS HIGH-SPEED 32-BIT BUS EXCHANGE SWITCH IN MILLIPAQ

IDT74FCT257AT/CT/DT FAST CMOS QUAD 2-INPUT MULTIPLEXER

IDT74FCT540AT/CT FAST CMOS OCTAL BUFFER/LINE DRIVER DESCRIPTION: FUNCTIONAL BLOCK DIAGRAM FEATURES:

QUICKSWITCH PRODUCTS HIGH-PERFORMANCE CMOS TWO CHANNEL 4PST SWITCH

QUICKSWITCH BASICS AND APPLICATIONS

FAST CMOS 16-BIT BIDIRECTIONAL 3.3V TO 5V TRANSLATOR

FAST CMOS 8-BIT IDENTITY COMPARATOR

3.3V CMOS 16-BIT BIDIRECTIONAL TRANSCEIVER

FAST CMOS OCTAL LATCHED TRANSCEIVER

IDT74FCT2374AT/CT FAST CMOS OCTAL D REGISTER (3-STATE)

FAST CMOS OCTAL BIDIRECTIONAL TRANSCEIVER

FAST CMOS BUFFER/CLOCK DRIVER

IDT54/74FCT162244T/AT/CT/ET

FAST CMOS BUFFER CLOCK/DRIVER

IDT74FCT163373A/C 3.3V CMOS 16-BIT TRANSPARENT LATCH

3.3V CMOS 20-BIT BUFFER

LOW-VOLTAGE QUADRUPLE BUS SWITCH 11 4B

IDT54/74FCT16240AT/CT/ET

IDT54/74FCT16374AT/CT/ET

HIGH-PERFORMANCE CMOS BUS TRANSCEIVERS

3.3V CMOS 16-BIT REGISTER (3-STATE)

FAST CMOS 16-BIT REGISTER (3-STATE)

3.3V CMOS 1-TO-10 CLOCK DRIVER

FAST CMOS 20-BIT BUFFERS

LOW-VOLTAGE 16-BIT BUS SWITCH

FAST CMOS 16-BIT REGISTER (3-STATE)

FAST CMOS OCTAL BUFFER/LINE DRIVER

IDT74ALVC V CMOS 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

PI5C3253. Dual 4:1 Mux/DeMux Bus Switch

FAST CMOS 1-TO-10 CLOCK DRIVER

3.3V CMOS 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O

CMOS 16-BIT 3.3V TO 5V LEVEL SHIFTING TRANSCEIVER WITH 3-STATE OUTPUTS 2DIR 48 1OE. 3.3V Port. 5V Port

High Speed, 3.3 V/5 V Quad 2:1 Mux/Demux (4-Bit, 1 of 2) Bus Switch ADG3257

PI3C V/3.3V, High Bandwidth, Hot Insertion 10-Bit, 2-Port, Bus Switch

BIDIRECTIONAL TRANSCEIVER

3.3V CMOS 16-BIT 2DIR 1OE 36

3.3V CMOS 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS AND 5 VOLT TOLERANT I/O

3.3V CMOS IDT74LVCH16244A 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O AND BUS-HOLD FEATURES: DESCRIPTION: DRIVE FEATURES:

3.3V CMOS 16-BIT TRANS- PARENT D-TYPE LATCH WITH 3-STATE OUTPUTS AND BUS-HOLD

3.3V CMOS 16-BIT DESCRIPTION: 2DIR 1OE 36

3.3V CMOS 16-BIT EDGE TRIGGERED D-TYPE FLIP- FLOP WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O, BUS-HOLD

3.3V CMOS 16-BIT BUS TRANSCEIVER WITH 5 VOLT TOLERANT I/O AND BUS-HOLD

PO74G16240A. Pin Configuration. Logic Block Diagram. Truth Table. 74 Series Noise Cancellation GHz Logic DESCRIPTION: FEATURES:

IDT CMOS Static RAM 1 Meg (256K x 4-Bit)

PI5C3253. Dual 4:1 Mux/DeMux Bus Switch

PO74G2308A FEATURES: DESCRIPTION: Description. 700MHz TTL/CMOS Potato Chip. BUF_IN OUTPUT 1 to OUTPUT 8. Outputs. 1.2V - 3.6V 1:8 CMOS Clock Driver

500MHz TTL/CMOS Potato Chip

PI3CH360. Low Voltage, High-Bandwidth, 3-Channel 2:1 Mux/DeMux, NanoSwitch. Features. Description. Block Diagram. Pin Configuration.

PO74G139A. Pin Configuration. Logic Block Diagram. Pin Description. 74 Series Noise Cancellation GHz Logic FEATURES: DESCRIPTION:

UNISONIC TECHNOLOGIES CO., LTD US5C3257 Preliminary CMOS IC

MC3487 QUADRUPLE DIFFERENTIAL LINE DRIVER

PI3C3126. Description. Features. 14-Pin Configuration. Applications. Block Diagram. 16-Pin Configuration. Truth Table (1) Pin Description.

PI3L V Quad, 2:1 Mux/DeMux Fast Ethernet LAN Switch w/ Single Enable. Description. Features. Applications. Pin Configuration.

SN54/74LS353 DUAL 4-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS DUAL 4-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS FAST AND LS TTL DATA 5-510

PI3B V, Synchronous 16-Bit to 32-Bit FET Mux/DeMux NanoSwitch. Description. Features. Pin Configuration. Block Diagram.

2.5 V/3.3 V, 2:1 Multiplexer/ Demultiplexer Bus Switch ADG3248

PO54G14A, PO74G14A. Pin Configuration. 54, 74 Series Noise Cancellation GHz Logic FEATURES: DESCRIPTION: V CC 6A 6Y 5A 5Y 4A 4Y 1A 1Y 2A 2Y 3A 3Y GND

QS54/74FCT373T, 2373T. High-Speed CMOS Bus Interface 8-Bit Latches MDSL QUALITY SEMICONDUCTOR, INC. 1 DECEMBER 28, 1998

MC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS

3.3V LOW SKEW PLL-BASED CMOS CLOCK DRIVER (WITH 3-STATE)

3.3V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM COMPATIBLE

PI3C V/3.3V, High Bandwidth, Hot Insertion 8-Bit, 2-Port, Bus Switch. Description. Features. Pin Configuration. Block Diagram.

74ACT11374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

PO74G553A. Pin Configuration. Logic Block Diagram. Pin Description. 800MHz Noise Cancellation TTL/CMOS Potato Chip

CMOS Static RAM 1 Meg (128K x 8-Bit) IDT71024S

PI5C3384 PI5C3384C. 10-Bit, 2-Port Bus Switch

16 x 16 PARALLEL CMOS MULTIPLIER-ACCUMULATOR

PI3C3125/PI3C3126. Description

PI5C Bit, 2-Port Bus Switch. Features. Description. Pin Configuration. Block Diagram. Pin Description. Truth Table (1) Pin Name Description

PI3V314. Low On-Resistance, 3.3V High-Bandwidth 3-Port, 4:1 Mux/DeMux VideoSwitch. Features. Description. Pin Configuration.

PI3V312. Low On-Resistance, 3.3V High-Bandwidth 4-Port, 2:1 Mux/DeMux VideoSwitch. Features. Description. Block Diagram. Pin Configuration S 1 Y A 4

CMOS STATIC RAM 1 MEG (128K x 8-BIT)

SN54HC365, SN74HC365 HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

CDC337 CLOCK DRIVER WITH 3-STATE OUTPUTS

PI3CH360 3-Channel 2:1 Mux/DeMux, Enable Low 1.8V/2.5V/3.3V, High-Bandwidth, Hot Plug

PI3C3305/PI3C3306. Features. Description. Applications. PI3C3306 Block Diagram. PI3C3305 Block Diagram. PI3C Pin Configuration

PO54G374A, PO74G374A

3.3V ZERO DELAY CLOCK MULTIPLIER

PO54G00A, PO74G00A. Pin Configuration. Pin Description. Logic Block Diagram. 54, 74 Series Noise Cancellation GHz Logic FEATURES: DESCRIPTION: V CC 1B

SN54HC573A, SN74HC573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS147B DECEMBER 1982 REVISED MAY 1997

3.3V ZERO DELAY CLOCK BUFFER

PI3V514. Low On-Resistance, 3.3V High-Bandwidth 5-port, 4:1 Mux/DeMux VideoSwitch. Description. Features. Pin Configuration.

Octal 3-State Noninverting Transparent Latch High-Performance Silicon-Gate CMOS

PI5C3384 PI5C3384C PI5C32384 (25Ω)

LOW SKEW TTL PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER

SN54LS07, SN74LS07, SN74LS17 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

SN54HC245, SN74HC245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

8-Bit Bidirectional Universal Shift Register with Parallel I/O High-Speed Silicon-Gate CMOS

Features. Description. Pin Configuration. Block Diagram. Truth Table (1) PI3CH480. TSSOP/QSOP Top View. UQFN3x3-16 Top View

CD74HCT4514, CD74HCT LINE TO 16-LINE DECODERS/DEMULTIPLEXERS WITH INPUT LATCHES

Description IA 3 IA 2 IA 1 GND. Truth Table (1) H X X Hi-Z Disable S 0-1. L L L I0 S1-0 = 0 L L H I1 S1-0 = 1 Y A to Y B

CMOS StaticRAM 16K (4K x 4-BIT) CACHE-TAG RAM

LOW POWER SCHOTTKY. MARKING DIAGRAMS GUARANTEED OPERATING RANGES

3.3V CMOS Static RAM 1 Meg (64K x 16-Bit) Description OBSOLESCENCE ORDER 71V016SA. Row / Column Decoders. Sense Amps and Write Drivers

PI3DBS V High Speed 2 : 4 Differential Mux/Demux

8-Bit Bidirectional Universal Shift Register with Parallel I/O High-Performance Silicon-Gate CMOS

SN54HC373, SN74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

DIFFERENTIAL ECL-to-TTL TRANSLATOR

Transcription:

QUICKSWITCH PRODUCTS HIGH-SPEED CMOS QUICKSWITCH DUAL :1 MUX/DEMUX IDTQS353 FEATURES: Enhanced N channel FET with no inherent diode to Vcc 5Ω bidirectional switches connect inputs to outputs Pin compatible with the 7F53, 7FCT53, and 7FCT53T Zero propagation delay, zero ground bounce Undershoot clamp diodes on all switch and control inputs TTL-compatible control inputs Available in SOIC, QSOP, and packages APPLICATIONS: Logic replacement Video, audio, graphics switching, muxing Hot-swapping, hot-docking Voltage translation (5V to 3.3V) Power conservation Bus funneling FUNCTIONAL BLOCK DIAGRAM DESCRIPTION: The QS353 is a high-speed CMOS TTL-compatible dual :1 multiplexer/demultiplexer with 3-state outputs. The QS353 is function and pinout compatible version of the 7F53, 7FCT53, and the 7ALS/AS/ LS53 dual :1 multiplexers. The low ON resistance of the QS353 allows inputs to be connected to outputs without adding propagation delay and without generating additional ground bounce noise. Mux/Demux devices provide an order of magnitude faster speed than equivalent logic devices. The QS353 is characterized for operation at -0 C to +85 C. S0 EA EB I0A YA I1A IA I3A I0B YB I1B IB I3B The IDT logo is a registered trademark of Integrated Device Technology, Inc. AUGUST 001 1 c 001 Integrated Device Technology, Inc. DSC-5755/3

PIN CONFIGURATION ABSOLUTE MAXIMUM RATINGS (1) Symbol Description Max Unit VTERM () Supply Voltage to Ground 0.5 to +7 V EA I3A IA I1A I0A YA 1 3 5 6 7 16 15 1 13 1 11 10 VCC EB S0 I3B IB I1B I0B VTERM (3) DC Switch Voltage Vs 0.5 to +7 V VTERM (3) DC Input Voltage VIN 0.5 to +7 V VAC AC Input Voltage (pulse width 0ns) 3 V IOUT DC Output Current 10 ma PMAX Maximum Power Dissipation (TA = 85 C) 0.5 W TSTG Storage Temperature 65 to +150 C 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.. Vcc terminals. 3. All terminals except Vcc. GND 8 9 YB CAPACITANCE (TA = +5 C, f = 1MHz, VIN = 0V, VOUT = 0V) SOIC/ QSOP/ TOP VIEW Pins Typ. Max. (1) Unit Control Inputs 5 pf Quickswitch Channels Demux 5 7 pf (Switch OFF) Mux 1 16 1. This parameter is guaranteed but not production tested. PIN DESCRIPTION Pin Names I/O Description Ixx I Data Inputs S0 - S I Select Inputs EA, EB I Enable Input YA, YB O Data Output FUNCTION TABLE (1) Enable Select Outputs EA EB S0 YA YB Function H X X X Hi-Z X Disconnected X H X X X Hi-Z Disconnected L L L L I0A I0B - 0 = 0 L L L H I1A I1B - 0 = 1 L L H L IA IB - 0 = L L H H I3A I3B - 0 = 3 1. H = HIGH Voltage Level L = LOW Voltage Level X = Don t Care Z = High-Impedence

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE Following Conditions Apply Unless Otherwise Specified: Industrial: TA = 0 C to +85 C, VCC = 5.0V ±5% Symbol Parameter Test Conditions Min. Typ. (1) Max. Unit VIH Input HIGH Level Guaranteed Logic HIGH for Control Pins V VIL Input LOW Level Guaranteed Logic LOW for Control Pins 0.8 V IIN Input LeakageCurrent (Control Inputs) 0V VIN VCC ±1 µa IOZ Off-State Output Current (Hi-Z) 0V VOUT VCC ±1 µa RON Switch ON Resistance VCC = Min., VIN = 0V, ION = 30mA 5 7 Ω VCC = Min., VIN =.V, ION =15mA 10 15 VP Pass Voltage () VIN = VCC = 5V, IOUT = -5µA 3.7. V 1. Typical values are at VCC = 5.0V, TA = 5 C.. Pass Voltage is guaranteed but not production tested. TYPICAL ON RESISTANCE vs VIN AT VCC = 5V 16 RON (ohms) 1 1 10 8 6 0 0.0 0.5 1.0 1.5.0.5 3.0 3.5 VIN (Volts) 3

POWER SUPPLY CHARACTERISTICS Symbol Parameter Test Conditions (1) Max. Unit ICCQ Quiescent Power Supply Current VCC = Max., VIN = GND or Vcc, f = 0 3 µa ICC Power Supply Current per Control Input HIGH () VCC = Max., VIN = 3.V, f = 0 1.5 ma ICCD Dynamic Power Supply Current per MHz (3) VCC = Max., I and Y pins open 0.5 ma/mhz Control Inputs Toggling at 50% Duty Cycle 1. For conditions shown as Min. or Max., use the appropriate values specified under DC Electrical Characteristics.. Per TLL driven input (VIN = 3.V, control inputs only). I and Y pins do not contribute to Icc. 3. This current applies to the control inputs only and represents the current required to switch internal capacitance at the specified frequency. The I and Y inputs generate no significant AC or DC currents as they transition. This parameter is guaranteed but not production tested. SWITCHING CHARACTERISTICS OVER OPERATING RANGE TA = -0 C to +85 C, VCC = 5.0V ± 5%; CLOAD = 50pF, RLOAD = 500Ω unless otherwise noted. Symbol Parameter Min. (1) Typ. Max. Unit tplh Data Propagation Delay (,3) 0.5 ns tphl Ix to Y tpzl Switch Turn-on Delay 0.5 6.6 ns tpzh Sx to Y tpzl Switch Turn-on Delay 0.5 6 ns tpzh Ex to Y tplz Switch Turn-off Delay () 0.5 6 ns tphz Ex to Y, Sx to Y 1. Minimums are guaranteed but not production tested.. This parameter is guaranteed but not production tested. 3. The bus switch contributes no propagation delay other than the RC delay of the ON resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.5ns for CL = 50pF. Since this time constant is much smaller than the rise and fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.

ORDERING INFORMATION IDTQS XXXXX XX Package Device Type SO Q QG G Small Outline IC Quarter Size Outline Package QSOP - Green Quarter Size Outline Package QSOP - Green 353 High Speed CMOS Quickswitch Dual :1 Mux/Demux CORPORATE HEADQUARTERS for SALES: for Tech Support: 975 Stender Way 800-35-7015 or 08-77-6116 logichelp@idt.com Santa Clara, CA 9505 fax: 08-9-867 (08) 65-659 www.idt.com 5