TC7USB40FT TC7USB40FT. 1. Functional Description. 2. General. 3. Features. 4. Packaging and Pin Assignment Rev.2.0. Dual SPDT USB Switch

Similar documents
TC7USB3212WBG TC7USB3212WBG. 1. Functional Description. 2. General. 3. Features. 4. Packaging and Pin Assignment (Top View) 4.1.

TC7SB3157CFU TC7SB3157CFU. 1. Functional Description. 2. General. 3. Features. 4. Packaging and Pin Assignment. 5. Marking Rev.4.

TC7MBL3245AFT, TC7MBL3245AFK

TC7SBL66CFU, TC7SBL384CFU

TC4069UBP, TC4069UBF, TC4069UBFT

TC7MBL3257CFT,TC7MBL3257CFK,TC7MBL3257CFTG

TC74VCX08FT, TC74VCX08FK

TC74AC04P, TC74AC04F, TC74AC04FT

TC7SB66CFU, TC7SB67CFU

TC4001BP, TC4001BF, TC4001BFT

74LCX04FT 74LCX04FT. 1. Functional Description. 2. General. 3. Features. 4. Packaging Rev Toshiba Corporation

TC74VHC08F, TC74VHC08FT, TC74VHC08FK

TC74LCX08F, TC74LCX08FT, TC74LCX08FK

TC7W04FU, TC7W04FK TC7W04FU/FK. 3 Inverters. Features. Marking TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

TC7W00FU, TC7W00FK TC7W00FU/FK. Dual 2-Input NAND Gate. Features. Marking. Pin Assignment (top view)

TC4011BP,TC4011BF,TC4011BFN,TC4011BFT

TC74HC00AP,TC74HC00AF,TC74HC00AFN

TC74HC14AP,TC74HC14AF

TC4584BP, TC4584BF TC4584BP/BF. TC4584B Hex Schmitt Trigger. Pin Assignment. Logic Diagram. Input/Output Voltage Characteristic

TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC7S14F, TC7S14FU

TC4093BP, TC4093BF TC4093BP/BF. TC4093B Quad 2-Input NAND Schmitt Triggers. Pin Assignment. Logic Diagram

TC74VHC540F, TC74VHC540FT, TC74VHC540FK TC74VHC541F, TC74VHC541FT, TC74VHC541FK

TC74VHCT540AF, TC74VHCT540AFT, TC74VHCT540AFK TC74VHCT541AF, TC74VHCT541AFT, TC74VHCT541AFK

TC7WH00FU, TC7WH00FK

TC7S04FU. Inverter. Features. Absolute Maximum Ratings (Ta = 25 C) TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

TC74VHC367F,TC74VHC367FT,TC74VHC367FK TC74VHC368F,TC74VHC368FT,TC74VHC368FK

TC75W57FU, TC75W57FK

TC74VHCT74AF, TC74VHCT74AFT

TA75W01FU TA75W01FU. Dual Operational Amplifier. Features Pin Connection (Top View)

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type 2SK1829

TC7WPB8306L8X,TC7WPB8307L8X

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type 2SK2009

TC7USB221FT TC7USB221FT. Dual SPDT USB Switch. Features. Pin Assignment (top view)

TC74ACT574P,TC74ACT574F,TC74ACT574FT

TOSHIBA Transistor Silicon NPN Epitaxial Type (PCT process) 2SC4213

TOSHIBA Field Effect Transistor Silicon N Channel Junction Type 2SK mw

TC75S56F, TC75S56FU, TC75S56FE

SSM3K35CTC SSM3K35CTC. 1. Applications. 2. Features. 3. Packaging and Pin Assignment Rev.3.0. Silicon N-Channel MOS

TOSHIBA Field Effect Transistor Silicon P Channel MOS Type 2SJ200

TC7SPB9306TU, TC7SPB9307TU

TOSHIBA Transistor Silicon NPN Epitaxial Type (PCT process) 2SC2240

TC4512BP, TC4512BF TC4512BP/BF. TC4512B 8-Channel Data Selector. Pin Assignment. Truth Table

HN1B01F HN1B01F. Audio-Frequency General-Purpose Amplifier Applications Q1: Q2: Marking. Q1 Absolute Maximum Ratings (Ta = 25 C)

74HC153D 74HC153D. 1. Functional Description. 2. General. 3. Features. 4. Packaging Rev Toshiba Corporation

74HC138D 74HC138D. 1. Functional Description. 2. General. 3. Features. 4. Packaging Rev Toshiba Corporation

TC4013BP, TC4013BF TC4013BP/BF. TC4013B Dual D-Type Flip Flop. Pin Assignment. Block Diagram

TOSHIBA Field Effect Transistor Silicon N Channel Junction Type 2SK211. Characteristics Symbol Test Condition Min Typ. Max Unit

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type 2SK302

HN1B04FU HN1B04FU. Audio Frequency General Purpose Amplifier Applications. Marking. Q1 Absolute Maximum Ratings (Ta = 25 C)

SSM6J507NU SSM6J507NU. 1. Applications. 2. Features. 3. Packaging and Pin Assignment Rev Toshiba Corporation

TOSHIBA Transistor Silicon NPN Epitaxial Planar Type 2SC5086. Characteristics Symbol Test Condition Min Typ. Max Unit

RN4987 RN4987. Switching, Inverter Circuit, Interface Circuit and Driver Circuit Applications. Equivalent Circuit and Bias Resister Values

SSM3K339R SSM3K339R. 1. Applications. 2. Features. 3. Packaging and Pin Assignment Rev.1.0. Silicon N-Channel MOS

TC4015BP,TC4015BF TC4015BP/BF. TC4015B Dual 4-Stage Static Shift Register (with serial input/parallel output) Pin Assignment. Truth Table

(Note 1), (Note 2) (Note 1) (Note 1) (Silicon limit) (T c = 25 ) (t = 1 ms) (t = 10 s) (t = 10 s) (Note 3) (Note 4) (Note 5)

TCK106AF, TCK107AF, TCK108AF

TOSHIBA Transistor Silicon NPN Epitaxial Planar Type (PCT process) 2SC2714

TLP3543 TLP Applications. 2. General. 3. Features. 4. Packaging and Pin Assignment Rev.3.0. Start of commercial production

TOSHIBA Field Effect Transistor Silicon N-Channel Dual Gate MOS Type 3SK292

SSM3J356R SSM3J356R. 1. Applications. 2. Features. 3. Packaging and Pin Assignment Rev.3.0. Silicon P-Channel MOS (U-MOS )

TC7WZ74FU, TC7WZ74FK

74HC259D 74HC259D. 1. Functional Description. 2. General. 3. Features. 4. Packaging Rev Toshiba Corporation

TOSHIBA Field Effect Transistor Silicon N-Channel Dual Gate MOS Type 3SK294

TC74HC4020AP, TC74HC4020AF TC74HC4040AP, TC74HC4040AF

TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

TLP206A TLP206A. Measurement Instrument Data Acquisition Programmable Control. Pin Configuration (top view) Internal Circuit

TOSHIBA INSULATED GATE BIPOLAR TRANSISTOR SILICON N CHANNEL IGBT GT30J322

SSM3K357R SSM3K357R. 1. Applications. 2. Features. 3. Packaging and Pin Assignment Rev.2.0. Silicon N-Channel MOS.

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type SSM3K16FU

(Note 1,2) (Note 1,3) (Note 1) (Silicon limit) (t = 1 ms) (T c = 25 ) (Note 4)

TLP3341 TLP Applications. 2. General. 3. Features. 4. Packaging and Pin Configuration Rev.3.0

TC74HC07AP, TC74HC07AF

SSM3J118TU SSM3J118TU. High-Speed Switching Applications. Absolute Maximum Ratings (Ta = 25 C) Electrical Characteristics (Ta = 25 C)

SSM6N55NU SSM6N55NU. 1. Applications. 2. Features. 3. Packaging and Pin Configuration Rev.2.0. Silicon N-Channel MOS

TC4021BP, TC4021BF TC4021BP/BF. TC4021B 8-Stage Static Shift Register (asynchronous parallel input or synchronous serial input/serial output)

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type SSM3K17FU

RN2101MFV, RN2102MFV, RN2103MFV RN2104MFV, RN2105MFV, RN2106MFV

TLP3924 TELECOMMUNICATION PROGRAMMABLE CONTROLLERS MOSFET GATE DRIVER. Features. Pin Configuration (top view)

SSM3K341R SSM3K341R. 1. Applications. 2. Features. 3. Packaging and Pin Assignment Rev.5.0. Silicon N-channel MOS (U-MOS -H)

TLP206A TLP206A. Measurement Instrument Data Acquisition Programmable Control. Pin Configuration (top view) Internal Circuit

TOSHIBA Transistor Silicon NPN Epitaxial Type (PCT Process) RN1110MFV,RN1111MFV

TK4P60DB TK4P60DB. 1. Applications. 2. Features. 3. Packaging and Internal Circuit Rev.1.0. Silicon N-Channel MOS (π-mos )

TC74HC139AP, TC74HC139AF

TPW1R005PL TPW1R005PL. 1. Applications. 2. Features. 3. Packaging and Internal Circuit Rev Toshiba Corporation

TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC4W53FU

TC74HC4094AP, TC74HC4094AF

4. Absolute Maximum Ratings (Note) (Unless otherwise specified, T a = 25 ) Symbol V RRM I F(DC) I FP. I 2 t. T j T stg TOR

TOSHIBA Transistor Silicon NPN Epitaxial Type 2SC3225. JEITA Storage temperature range T stg 55 to 150 C

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type SSM3K37FS. JEDEC Storage temperature range T stg 55 to 150 C

TOSHIBA Transistor Silicon NPN Epitaxial Type (PCT Process) 2SC2705

TLP175A TLP175A. 1. Applications. 2. General. 3. Features Rev.3.0. Start of commercial production

(Note 1) (Note 1) (Note 2) (Note 1) (Note 1)

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type (L 2 -π-mos V) 2SK2963

TC74HC153AP, TC74HC153AF TC74HC253AP, TC74HC253AF

Note: The product(s) described herein should not be used for any other application.

TC75S55F, TC75S55FU, TC75S55FE

TOSHIBA Transistor Silicon NPN Epitaxial Type (PCT Process) 2SC3328. JEITA Storage temperature range T stg 55 to 150 C

TOSHIBA Field Effect Transistor Silicon P Channel MOS Type SSM3J01T. A Pulse. 3.4 (Note 2) 1250 mw

TOSHIBA Field-Effect Transistor Silicon N Channel MOS Type SSM3K7002F

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type SSM3K15FV

Transcription:

CMOS Digital Integrated Circuits TC7USB40FT Silicon Monolithic TC7USB40FT 1. Functional Description Dual SPDT USB Switch 2. General The TC7USB40FT is high-speed CMOS dual 1-2 multiplexer/demultiplexer. The low ON-resistance and the low capacitance of the switch allow connections to USB2.0 (480Mbps) application. This device consists of dual individual two-inputs multiplexer/demultiplexer with common select input (S) and output enable (OE). The D+/D- inputs is connected to the 1D+/1D- or 2D+/2D- outputs determined by the combination both the select input (S) and output enable (OE). When the output enable (OE) input is held high level, the switches are open with regardless the state of select inputs and a high-impedance state exists between the switches. All inputs are equipped with protection circuits against static discharge. 3. Features (1) Supply voltage: V CC = 2.3 to 4.3 V (2) Switch terminal ON-capacitance: C I/O = 5 pf Switch ON (typ.) @V CC = 3.3 V (3) ON-resistance: R ON = 4.5 Ω (typ.) @V CC = 3 V, V IS = 0 V (4) R ON flatness: R ON(flat) = 1.3 Ω (typ.)@v CC = 3 V (5) Difference of ON-resistance between switches: R ON = 0.35 Ω (typ.)@v CC = 3 V (6) ESD performance: Machine model ±200 V, Human body model ±8000 V (7) Power-down protection provided on all inputs and outputs. (8) Package: TSSOP14 4. Packaging and Pin Assignment TSSOP14 1

5. Marking Fig. 5.1 Marking (Top view) 6. Block Diagram Fig. 6.1 Block Diagram 7. Principle of Operation 7.1. Truth Table Input OE L L H X: Don't care Input S L H X Function D+ port = 1D+ port, D- Port = 1D- Port D+ port = 2D+ port, D- Port = 2D- Port Disconnect 2

8. Absolute Maximum Ratings (Note) Characteristics Symbol Note Test Condition Rating Unit Supply voltage Input voltage (OE, S) Switch I/O voltage Clamp diode current Switch I/O current Power dissipation V CC /ground current Storage temperature Note: V CC V IN V S I IK I S P D I CC /I GND T stg V CC = 0 V or Switch OFF Switch ON Control input Switch -0.5 to 4.6-0.5 to 4.6-0.5 to 4.6 0.5 to V CC +0.5-50 ±50 50 200 ±100-65 to 150 Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or even destruction. Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings and the operating ranges. Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook ( Handling Precautions / Derating Concept and Methods ) and individual reliability data (i.e. reliability test report and estimated failure rate, etc). 9. Operating Ranges (Note) V ma mw ma Characteristics Symbol Note Test Condition Rating Unit Supply voltage V CC 2.3 to 4.3 V Input voltage (OE, S) V IN 0 to 4.3 Switch I/O voltage V S V CC = 0 V or Switch OFF 0 to 4.3 Switch ON 0 to V CC Operating temperature T opr -40 to 85 Input rise time dt/dv 0 to 10 ns/v Input fall time 0 to 10 Note: The operating ranges must be maintained to ensure the normal operation of the device. Unused inputs and bus inputs must be tied to either V CC or GND. 3

10. Electrical Characteristics 10.1. DC Characteristics (Note) (Unless otherwise specified, T a = -40 to 85) Characteristics Symbol Note Test Condition V CC (V) Min Typ. Max Unit High-level input voltage (OE, S) Low-level input voltage (OE, S) Input leakage current (OE, S) Power-OFF leakage current Switch OFF-state leakage current ON-resistance Difference of ON-resistance between switches ON-resistance flatness Quiescent supply current V IH V IL I IN I OFF I SZ R ON R ON R ON(flat) I CC I CC (Note 1) (Note 1) (Note 1) V IN = 0 to 4.3 V V IN = V IS = 0 to 4.3 V, See Fig. 11.10 V IS = 0 to 3.6V, OE = V CC, See Fig. 11.11 V IS = 0 V, I IS = 30 ma, See Fig. 11.9 V IS = 0.4 V, I IS = 30 ma, See Fig. 11.9 V IS = 3.0 V, I IS = 30 ma, See Fig. 11.9 V IS = 0.4 V, 1.0 V, I IS = 30 ma V IS = 0 V to 1.0 V, I IS = 30 ma V IN = V CC or GND, I OUT = 0 A V IN = 2.6 V (one input) 2.3 to 3.0 3.0 to 4.3 2.3 to 4.3 2.3 to 4.3 0 2.3 to 4.3 Note: All typical values are at T a = 25. Note 1: Measured by the voltage drop between D+/D- and 1D+/1D-,2D+/2D- pins at the indicated current through the switch. On-resistance is determined by the lower of the voltages on the two pins. 3.0 3.0 3.0 3.0 3.0 4.3 4.3 0.50 V CC 0.46 V CC 10.2. AC Characteristics (Note) (Unless otherwise specified, T a = -40 to 85) 4.5 4.8 10 0.35 1.3 0.25 V CC ±1 ±2 ±2 6 6.7 14 1 40 V µa Ω µa Characteristics Symbol Note Test Condition V CC (V) Min Typ. Max Unit Propagation delay time t PLH / t PHL (Note 1) C L = 5 pf, See Fig. 11.1 3.3 ± 0.3 0.25 ns Turn-ON time (S, OE to output) t on R L = 50 Ω, C L = 5 pf, See Fig. 11.2 10 20 Turn-OFF time (S, OE to output) t off 14 24 Break before make TBBM R L = 50 Ω, C L = 5 pf, See Fig. 11.3 2 7 Skew of opposite transitions of the same output (t PHL - t PLH ) t SK(P) (Note 1) C L = 5 pf, See Fig. 11.4 0.1 Output skew (center port to any other port) t SK(O) (Note 1) C L = 5 pf, See Fig. 11.5 0.1 Note: All typical values are at T a = 25. Note 1: Parameter guaranteed by design. 4

10.3. Analog Switch (Note) (Unless otherwise specified, T a = -40 to 85) Characteristics Symbol Note Test Condition V CC (V) Min Typ. Max Unit OFF isolation (non-adjacent) OIRR R T = 50 Ω, f = 240 MHz, See Fig. 11.6 3.3 ± 0.3-24 db Crosstalk (non-adjacent) Xtalk R T = 50 Ω, f = 240 MHz, See Fig. 11.7-30 -3dB Bandwidth BW R T = 50 Ω, C L = 0 pf, See Fig. 11.8 1500 MHz Note: All typical values are at T a = 25. Parameter guaranteed by design. 10.4. Capacitive Characteristics (Note) (Unless otherwise specified, T a = 25) Characteristics Symbol Note Test Condition V CC (V) Typ. Unit Input capacitance (OE, S) C IN V IN = 0 V 3.3 3 pf Switch terminal OFF-capacitance (D+, D-) C I/O OE = V CC, V IS = 0 V 3 Switch terminal OFF-capacitance (1D+, 1D-, 2D+, 2D-) 2 Switch terminal ON-capacitance OE = GND, V IS = 0 V 5 Note: Parameter guaranteed by design. 5

11. AC Test Circuits and Waveforms Fig. 11.1 Propagation Delay Time (t PLH, t PHL ) 6

Fig. 11.2 Turn-ON and Turn-OFF Times (t on, t off ) Fig. 11.3 Break Before Make (TBBM) 7

Fig. 11.4 Skew of opposite transitions of the same output (t SK(P) = t PHL - t PLH ) Fig. 11.5 Output Skew (center port to any other port) 8

Fig. 11.6 OFF Isolation Fig. 11.7 Crosstalk Fig. 11.8-3dB Bandwidth 9

Fig. 11.9 ON-Resistance Fig. 11.10 Power-OFF Leakage Current Fig. 11.11 Switch OFF-state leakage current 10

Package Dimensions Unit: mm Weight: 0.06 g (typ.) Package Name(s) TOSHIBA: TSSOP14-P-0044-0.65S Nickname: TSSOP14 11

RESTRICTIONS ON PRODUCT USE Toshiba Corporation, and its subsidiaries and affiliates (collectively "TOSHIBA"), reserve the right to make changes to the information in this document, and related hardware, software and systems (collectively "Product") without notice. This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission. Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS. PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE"). Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT. For details, please contact your TOSHIBA sales representative. Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part. Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations. The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise. ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT. Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations. Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS. 12