Digitally Controlled Potentiometer (XDCP ) X9C102/103/104/503

Similar documents
X9C102/103/104/503. Terminal Voltages ±5V, 100 Taps. Digitally Controlled Potentiometer (XDCP )

X9C102, X9C103, X9C104, X9C503

X9C102, X9C103, X9C104, X9C503

Features 7-BIT UP/DOWN COUNTER V CC (SUPPLY VOLTAGE) 97 7-BIT NON-VOLATILE MEMORY 2 V SS (GROUND) STORE AND RECALL CONTROL CIRCUITRY

DATASHEET X9318. Digitally Controlled Potentiometer (XDCP )

DATASHEET X Features. Pinout. Ordering Information. Dual Digitally Controlled Potentiometers (XDCPs ) FN8186 Rev 1.

DATASHEET X Features. Pinout. Ordering Information. Dual Digitally Controlled Potentiometers (XDCPs ) FN8187 Rev 1.

DATASHEET X9015. Features. Pinout SOIC/MSOP. Block Diagram. Low Noise, Low Power, Volatile Single Digitally Controlled (XDCP ) Potentiometer

DATASHEET X9511. Single Push Button Controlled Potentiometer (XDCP ) Linear, 32 Taps, Push Button Controlled, Terminal Voltage ±5V

X9110. Preliminary Information. Single Digitally-Controlled (XDCP ) Potentiometer. Dual Supply / Low Power / 1024-tap / SPI bus

X9511. Terminal Voltage ±5V, 32 Taps. PushPot Potentiometer (Push Button Controlled)

DATASHEET X9C303. Description. Features. Block Diagram

DS1804 NV Trimmer Potentiometer

X9111. Preliminary Information. Single Digitally-Controlled (XDCP ) Potentiometer. Single Supply / Low Power / 1024-tap / SPI bus

DATASHEET ISL Features. Ordering Information. Pinout

16 Volt Digitally Programmable Potentiometer (DPP TM ) with 128 Taps and an Increment Decrement Interface

MAX5452EUB 10 µmax 50 U10C-4 MAX5451EUD 14 TSSOP 10 U14-1

DATASHEET. Features. Applications X9317. Low Noise, Low Power, 100 Taps, Digitally Controlled Potentiometer (XDCP ) FN8183 Rev 9.

32-Tap, Nonvolatile, Linear-Taper Digital Potentiometers in SOT23

DATASHEET ISL Features. Pinout. Ordering Information

F R E E L E A D FEATURES APPLICATIONS DESCRIPTION. Preliminary Information CAT Tap Digitally Programmable Potentiometer (DPP )

WMS7170 / 7171 NON-VOLATILE DIGITAL POTENTIOMETERS WITH UP/DOWN (3-WIRE) INTERFACE, 10KOHM, 50KOHM, 100KOHM RESISTANCE 100 TAPS

DS1868B Dual Digital Potentiometer

DM74ALS169B Synchronous Four-Bit Up/Down Counters

DS1267B Dual Digital Potentiometer

NONVOLATILE DIGITAL POTENTIOMETERS WITH UP/DOWN (3-WIRE) INTERFACE, 10KOHM, 50KOHM, 100KOHM RESISTANCE 64 TAPS WITH OPTIONAL OUTPUT BUFFER

CD4541BC Programmable Timer

DS1867 Dual Digital Potentiometer with EEPROM

Dual, 256-Tap, Nonvolatile, SPI-Interface, Linear-Taper Digital Potentiometers MAX5487/MAX5488/ MAX5489. Benefits and Features

DM74AS169A Synchronous 4-Bit Binary Up/Down Counter

DIGITAL POTENTIOMETERS DP 7114

DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control

ADC Bit µp Compatible A/D Converter

NM93C56 2K-Bit Serial CMOS EEPROM (MICROWIRE Bus Interface)

DS1135L 3V 3-in-1 High-Speed Silicon Delay Line

256-Tap SOT-PoT, Low-Drift Digital Potentiometers in SOT23

CAT5126. One time Digital 32 tap Potentiometer (POT)

PART GND MAX5461 MAX5462 MAX MAX5468 SOT23, SC70 MAX5467 SOT23, SC70. Maxim Integrated Products 1

DS1806 Digital Sextet Potentiometer

5V 128K X 8 HIGH SPEED CMOS SRAM

Dual, 256-Tap, Nonvolatile, SPI-Interface, Linear-Taper Digital Potentiometers

MM5452/MM5453 Liquid Crystal Display Drivers

DS Tap High Speed Silicon Delay Line

DS1869 3V Dallastat TM Electronic Digital Rheostat

DS in 1 High Speed Silicon Delay Line FEATURES PIN ASSIGNMENT

3V 10-Tap Silicon Delay Line DS1110L

DS1267 Dual Digital Potentiometer Chip

I/O 1 I/O 2 I/O 3 I/O 4 I/O 5 I/O 6 A 16 I/O 7

PART MAX5467 SOT23. Maxim Integrated Products 1

DS1803 Addressable Dual Digital Potentiometer

DS in-1 Low Voltage Silicon Delay Line

CD4047BC Low Power Monostable/Astable Multivibrator

64K x 1 Static RAM CY7C187. Features. Functional Description. Logic Block Diagram. Pin Configurations. Selection Guide DIP. SOJ Top View.

ML4818 Phase Modulation/Soft Switching Controller

MM74HC132 Quad 2-Input NAND Schmitt Trigger

DATASHEET X9430. Programmable Analog Dual Digitally Controlled Potentiometer (XDCP ) with Operational Amplifier

HCF4018B PRESETTABLE DIVIDE-BY-N COUNTER

DS1801 Dual Audio Taper Potentiometer

Low Power Quint 2-Input OR/NOR Gate

DS1669 Dallastat TM Electronic Digital Rheostat

MM74C925 MM74C926 MM74C927 MM74C928 4-Digit Counters with Multiplexed 7-Segment Output Drivers

Z86116 CMOS Z8 PN MODULATOR WIRELESS CONTROLLER CUSTOMER PROCUREMENT SPECIFICATION FEATURES GENERAL DESCRIPTION Z86116 CP95WRL0501 PRELIMINARY

DM74ALS174 DM74ALS175 Hex/Quad D-Type Flip-Flops with Clear

256K (32K x 8) Paged Parallel EEPROM AT28C256

Features INSTRUCTION DECODER CONTROL LOGIC AND CLOCK GENERATORS EEPROM ARRAY READ/WRITE AMPS DATA IN/OUT REGISTER 16 BITS DATA OUT BUFFER

Low Power Hex ECL-to-TTL Translator

CD4016BC Quad Bilateral Switch

EVALUATION KIT AVAILABLE 10-Bit, Dual, Nonvolatile, Linear-Taper Digital Potentiometers TOP VIEW

74F132 Quad 2-Input NAND Schmitt Trigger

Universal Input Switchmode Controller

Low-Power Digital Potentiometers

HCF4093. QUAD 2-input NAND Schmidt trigger. Features. Description

DS1802 Dual Audio Taper Potentiometer With Pushbutton Control

CMOS 8-Bit Buffered Multiplying DAC AD7524

DATASHEET ISL Features. Applications

LM231A/LM231/LM331A/LM331 Precision Voltage-to-Frequency Converters

MM Stage Oscillator Divider

Obsolete Product(s) - Obsolete Product(s)

Obsolete Product(s) - Obsolete Product(s)

CMOS Micro-Power Comparator plus Voltage Follower

MM74HCU04 Hex Inverter

Obsolete Product(s) - Obsolete Product(s)

DS90LV017A LVDS Single High Speed Differential Driver

LM392/LM2924 Low Power Operational Amplifier/Voltage Comparator

DS90C032B LVDS Quad CMOS Differential Line Receiver

CD4069UBC Inverter Circuits

ADC Bit High-Speed µp-compatible A/D Converter with Track/Hold Function


CD4066BC Quad Bilateral Switch

DS1807 Addressable Dual Audio Taper Potentiometer

MM74C925 MM74C926 4-Digit Counters with Multiplexed 7-Segment Output Drivers

I/O 1 I/O 2 I/O 3 A 10 6

MM74HC132 Quad 2-Input NAND Schmitt Trigger

DM96S02 Dual Retriggerable Resettable Monostable Multivibrator

CD4066BC Quad Bilateral Switch

MM54C932 MM74C932 Phase Comparator

CD4538BC Dual Precision Monostable

3-W High-Voltage Switchmode Regulator

INTEGRATED CIRCUITS. 74F164 8-bit serial-in parallel-out shift register. Product specification 1995 Sep 22 IC15 Data Handbook

Transcription:

Digitally Controlled Potentiometer (XDCP ) X9C102/103/104/503 FEATURES Solid-state potentiometer 3-wire serial interface 100 wiper tap points Wiper position stored in nonvolatile memory and recalled on power-up 99 resistive elements Temperature compensated End to end resistance, ±20% Terminal voltages, ±5V Low power CMOS V CC = 5V Active current, 3mA max. Standby current, 750µA max. High reliability Endurance, 100,000 data changes per bit Register data retention, 100 years X9C102 = 1 kω X9C103 = 10 kω X9C503 = 50 kω X9C104 = 100 kω Packages 8-lead SOIC and DIP DESCRIPTION The X9Cxxx are Xicor digitally controlled (XDCP) potentiometers. The device consists of a resistor array, wiper switches, a control section, and nonvolatile memory. The wiper position is controlled by a threewire interface. The potentiometer is implemented by a resistor array composed of 99 resistive elements and a wiper switching network. Between each element and at either end are tap points accessible to the wiper terminal. The position of the wiper element is controlled by the CS, U/D, and INC inputs. The position of the wiper can be stored in nonvolatile memory and then be recalled upon a subsequent power-up operation. The device can be used as a three-terminal potentiometer or as a two-terminal variable resistor in a wide variety of applications including: control parameter adjustments signal processing BLOCK DIAGRAM V CC (Supply Voltage) U/D INC CS 7-Bit Up/Down Counter 99 98 97 R H /V H Up/Down (U/D) Increment (INC) Device Select (CS) Control and Memory V H /R H R W /V W V L /R L 7-Bit Nonvolatile Memory 96 One of One- Hundred Decoder 2 Transfer Gates Resistor Array V SS (Ground) General V CC GND Store and Recall Control Circuitry 1 0 R L /V L R W /V W Detailed XDCP is a trademark of Xicor, Inc. 1 of 12

PIN CONFIGURATION DIP/SOIC INC 1 8 V CC U/D V H /R H 2 3 X9C102/103/104/503 7 6 CS V L /R L V SS 4 5 ORDERING INFORMATION Part Number Temperature Range Package End to End Resistance X9C102P 0 C TO +70 C 8-Lead Plastic DIP 1 kω X9C102PI -40 C TO +85 C 8-Lead Plastic DIP 1 kω X9C102S 0 C TO +70 C 8-Lead SOIC 1 kω X9C102SI -40 C TO +85 C 8-Lead SOIC 1 kω X9C103P 0 C TO +70 C 8-Lead Plastic DIP 10 kω X9C103PI -40 C TO +85 C 8-Lead Plastic DIP 10 kω X9C103S 0 C TO +70 C 8-Lead SOIC 10 kω X9C103SI -40 C TO +85 C 8-Lead SOIC 10 kω X9C104P 0 C TO +70 C 8-Lead Plastic DIP 100 kω X9C104PI -40 C TO +85 C 8-Lead Plastic DIP 100 kω X9C104S 0 C TO +70 C 8-Lead SOIC 100 kω X9C104SI -40 C TO +85 C 8-Lead SOIC 100 kω X9C503P 0 C TO +70 C 8-Lead Plastic DIP 50 kω X9C503PI -40 C TO +85 C 8-Lead Plastic DIP 50 kω X9C503S 0 C TO +70 C 8-Lead SOIC 50 kω X9C503SI -40 C TO +85 C 8-Lead SOIC 50 kω 2 of 12

PIN DESCRIPTIONS Pin Symbol Brief Description 1 INC Increment. The INC input is negative-edge triggered. Toggling INC will move the wiper and either increment or decrement the counter in the direction indicated by the logic level on the U/D input. 2 U/D Up/Down. The U/D input controls the direction of the wiper movement and whether the counter is incremented or decremented. 3 R H /V H R H /V H. The high (V H /R H ) terminals of the X9C102/103/104/503 are equivalent to the fixed terminals of a mechanical potentiometer. The minimum voltage is 5V and the maximum is +5V. The terminology of V H /R H and V L /R L references the relative position of the terminal in relation to wiper movement direction selected by the U/D input and not the voltage potential on the terminal. 4 V SS V SS 5. is the wiper terminal, and is equivalent to the movable terminal of a mechanical potentiometer. The position of the wiper within the array is determined by the control inputs. The wiper terminal series resistance is typically 40Ω. 6 R L /V L R L /V L. The low (V L /R L ) terminals of the X9C102/103/104/503 are equivalent to the fixed terminals of a mechanical potentiometer. The minimum voltage is 5V and the maximum is +5V. The terminology of V H /R H and V L /R L references the relative position of the terminal in relation to wiper movement direction selected by the U/D input and not the voltage potential on the terminal. 7 CS CS. The device is selected when the CS input is LOW. The current counter value is stored in nonvolatile memory when CS is returned HIGH while the INC input is also HIGH. After the store operation is complete the X9C102/103/104/503 device will be placed in the low power standby mode until the device is selected once again. 8 V CC V CC 3 of 12

ABSOLUTE MAXIMUM RATINGS Temperature under bias... 65 C to +135 C Storage temperature... 65 C to +150 C Voltage on CS, INC, U/D and V CC with respect to V SS... 1V to +7V Voltage on V H /R H and V L /R L referenced to V SS... 8V to +8V V = V H /R H V L /R L X9C102... 4V X9C103, X9C503, and X9C104... 10V Lead temperature (soldering, 10 seconds)... +300 C I W (10 seconds)... 8.8mA COMMENT Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device (at these or any other conditions above those listed in the operational sections of this specification) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. RECOMMENDED OPERATING CONDITIONS Temperature Min. Max. Commercial 0 C +70 C Industrial 40 C +85 C Supply Voltage (V CC ) Limits X9C102/103/104/503 5V ±10% POTENTIOMETER CHARACTERISTICS (Over recommended operating conditions unless otherwise stated.) Symbol Parameter Limits Min. Typ. Max. Unit Test Conditions/Notes R TOTAL End to end resistance variation 20 +20 % V VH/RH V H terminal voltage 5 +5 V V VL/RL V L terminal voltage 5 +5 V Power rating 16 mw X9C102 Power rating 10 mw X9C103/104/503 I W Wiper current -4.4 4.4 ma R W Wiper resistance 40 100 Ω Wiper Current = ±1mA Noise 120 dbv Ref. 1kHz Resolution 1 % Absolute linearity (1) 1 +1 M (3) V W(n)(actual) V W(n)(expected) Relative linearity (2) 0.2 +0.2 MI (3) V W(n + 1)(actual) [V W(n) + MI ] RTOTAL temperature coefficient ±300 ppm/ C X9C103/503/104 RTOTAL temperature coefficient ±600 ppm/ C X9C102 Ratiometric temperature coefficient ±20 ppm/ C C H /C L /C W Potentiometer capacitances 10/10/25 pf See Circuit #3, Macro Model Notes: (1) Absolute linearity is utilized to determine actual wiper voltage versus expected voltage = [V W(n)(actual) V W(n)(expected ) ] = ±1 MI Maximum. (2) Relative linearity is a measure of the error in step size between taps = V W(n + 1) [V W(n) + MI ] = +0.2 MI. (3) 1 MI = Minimum Increment = R TOT /99 (4) Typical values are for T A = 25 C and nominal supply voltage. (5) This parameter is not 100% tested. 4 of 12

D.C. OPERATING CHARACTERISTICS (Over recommended operating conditions unless otherwise specified.) Symbol Parameter ENDURANCE AND DATA RETENTION Limits Min. Typ. (4) Max. Unit Test Conditions I CC V CC active current 1 3 ma CS = V IL, U/D = V IL or V IH and INC = 0.4V to 2.4V @ max. t CYC I SB Standby supply current 200 750 µa CS = V CC 0.3V, U/D and INC = V SS or V CC 0.3V I LI CS, INC, U/D input leakage current ±10 µa V IN = V SS to V CC V IH V IL C IN (2) CS, INC, U/D input HIGH voltage CS, INC, U/D input LOW voltage CS, INC, U/D input capacitance 2 V CC + 1 V 1 0.8 V 10 pf V CC = 5V, V IN = V SS, T A = 25 C, f = 1MHz Parameter Min. Unit Minimum endurance 100,000 Data changes per bit per register Data retention 100 years Test Circuit #1 Test Circuit #2 Test Circuit #3 V R /R H V H /R H Test Point R L Macro Model R TOTAL R H V S Test Point V L /R L Force V Current L /R L C L 10pF C W 25pF C H 10pF R W 5 of 12

A.C. CONDITIONS OF TEST Input pulse levels Input rise and fall times 0V to 3V 10ns Input reference levels 1.5V A.C. OPERATING CHARACTERISTICS (Over recommended operating conditions unless otherwise specified) Symbol POWER UP AND DOWN REQUIREMENTS At all times, voltages on the potentiometer pins must be less than ±V CC. The recall of the wiper position from nonvolatile memory is not in effect until the V CC supply reaches its final value. The V CC ramp rate spec is always in effect. A.C. TIMING Parameter Limits Min. Typ. (6) Max. t Cl CS to INC setup 100 ns t ld INC HIGH to U/D change 100 ns t DI U/D to INC setup 2.9 µs t ll INC LOW period 1 µs t lh INC HIGH period 1 µs t lc INC inactive to CS inactive 1 µs t CPH CS deselect time (STORE) 20 ms t CPH CS deselect time (NO STORE) 100 ns t IW INC to V W/RW change 100 500 µs t CYC INC cycle time 4 µs t R, t (7) F INC input rise and fall time 500 µs t (7) PU Power up to wiper stable 500 µs t R V (7) CC V CC power-up rate 0.2 50 V/ms Unit CS t CYC t CI t IL t IH t IC t CPH INC 90% 90% 10% t ID t DI t F t R U/D t IW V W MI (8) Notes: (6) Typical values are for T A = 25 C and nominal supply voltage. (7) This parameter is periodically sampled and not 100% tested. (8) MI in the A.C. timing diagram refers to the minimum incremental change in the V W output due to a change in the wiper position. 6 of 12

DETAILED PIN DESCRIPTIONS R H /V H and R L /V L The high (V H /R H ) and low (V L /R L ) terminals of the X9C102/103/104/503 are equivalent to the fixed terminals of a mechanical potentiometer. The minimum voltage is 5V and the maximum is +5V. The terminology of V H /R H and V L /R L references the relative position of the terminal in relation to wiper movement direction selected by the U/D input and not the voltage potential on the terminal. PIN NAMES Symbol V H /R H V L /R L V SS V CC U/D INC Description High Terminal Wiper Terminal Low Terminal Ground Supply Voltage Up/Down Control Input Increment Control Input R W /V W is the wiper terminal, and is equivalent to the movable terminal of a mechanical potentiometer. The position of the wiper within the array is determined by the control inputs. The wiper terminal series resistance is typically 40Ω. Up/Down (U/D) The U/D input controls the direction of the wiper movement and whether the counter is incremented or decremented. Increment (INC) The INC input is negative-edge triggered. Toggling INC will move the wiper and either increment or decrement the counter in the direction indicated by the logic level on the U/D input. Chip Select (CS) The device is selected when the CS input is LOW. The current counter value is stored in nonvolatile memory when CS is returned HIGH while the INC input is also HIGH. After the store operation is complete the X9C102/103/104/503 device will be placed in the low power standby mode until the device is selected once again. PIN CONFIGURATION CS NC Chip Select Control Input No Connection PRINCIPLES OF OPERATION There are three sections of the X9Cxxx: the input control, counter and decode section; the nonvolatile memory; and the resistor array. The input control section operates just like an up/down counter. The output of this counter is decoded to turn on a single electronic switch connecting a point on the resistor array to the wiper output. Under the proper conditions the contents of the counter can be stored in nonvolatile memory and retained for future use. The resistor array is comprised of 99 individual resistors connected in series. At either end of the array and between each resistor is an electronic switch that transfers the potential at that point to the wiper. The wiper, when at either fixed terminal, acts like its mechanical equivalent and does not move beyond the last position. That is, the counter does not wrap around when clocked to either extreme. The electronic switches on the device operate in a make before break mode when the wiper changes tap positions. If the wiper is moved several positions, multiple taps are connected to the wiper for t IW (INC to change). The R TOTAL value for the device can temporarily be reduced by a significant amount if the wiper is moved several positions. INC U/D V H /R H 1 2 3 4 DIP/SOIC X9C102/103/104/503 8 7 6 5 V CC CS V L /R L When the device is powered-down, the last wiper position stored will be maintained in the nonvolatile memory. When power is restored, the contents of the memory are recalled and the wiper is set to the value last stored. V SS 7 of 12

INSTRUCTIONS AND PROGRAMMING The INC, U/D and CS inputs control the movement of the wiper along the resistor array. With CS set LOW the device is selected and enabled to respond to the U/D and INC inputs. HIGH to LOW transitions on INC will increment or decrement (depending on the state of the U/D input) a seven-bit counter. The output of this counter is decoded to select one of one-hundred wiper positions along the resistive array. The value of the counter is stored in nonvolatile memory whenever CS transitions HIGH while the INC input is also HIGH. The system may select the X9Cxxx, move the wiper, and deselect the device without having to store the latest wiper position in nonvolatile memory. After the wiper movement is performed as described above and once the new position is reached, the system must keep INC LOW while taking CS HIGH. The new wiper position will be maintained until changed by the system or until a power-down/up cycle recalled the previously stored data. This procedure allows the system to always power-up to a preset value stored in nonvolatile memory; then during system operation minor adjustments could be made. The adjustments might be based on user preference: system parameter changes due to temperature drift, etc... The state of U/D may be changed while CS remains LOW. This allows the host system to enable the device and then move the wiper up and down until the proper trim is attained. MODE SELECTION CS INC U/D Mode L H Wiper Up L L Wiper Down H X Store Wiper Position H X X Standby Current L X No Store, Return to Standby L H Wiper Up (not recommended) L L Wiper Down (not recommended) SYMBOL TABLE WAVEFORM INPUTS OUTPUTS Must be steady May change from Low to High May change from High to Low Don t Care: Changes Allowed N/A Will be steady Will change from Low to High Will change from High to Low Changing: State Not Known Center Line is High Impedance 8 of 12

PERFORMANCE CHARACTERISTICS Contact the factory for more information. APPLICATIONS INFORMATION Electronic digitally controlled (XCDP) potentiometers provide three powerful application advantages; (1) the variability and reliability of a solid-state potentiometer, (2) the flexibility of computer-based digital controls, and (3) the retentivity of nonvolatile memory used for the storage of multiple potentiometer settings or data. Basic Configurations of Electronic Potentiometers V R V R V H /R H V L /R L I Three terminal potentiometer; variable voltage divider Two terminal variable resistor; variable current Basic Circuits +V Buffered Reference Voltage R 1 +5V V W OP-07 V REF + V OUT Cascading Techniques +V +V X Noninverting Amplifier +5V V S + LM308A 5V V O 5V +V R 1 R 2 V OUT = (a) (b) V O = (1+R 2 /R 1 )V S Voltage Regulator Offset Voltage Adjustment Comparator with Hysteresis V IN 317 R 1 V O (REG) V S R 1 100KΩ + R 2 V O V S LT311A + V O I adj R 2 10KΩ TL072 } R 1 } R 2 V O (REG) = 1.25V (1+R 2 /R 1 )+I adj R 2 +12V 10KΩ -12V 10KΩ V UL = {R 1 /(R 1 +R 2 )} V O (max) V LL = {R 1 /(R 1 +R 2 )} V O (min) (for additional circuits see AN115) 9 of 12

PACKAGING INFORMATION 8-Lead Plastic Dual In-Line Package Type P 0.430 (10.92) 0.360 (9.14) Pin 1 Index 0.260 (6.60) 0.240 (6.10) Pin 1 0.300 (7.62) Ref. 0.060 (1.52) 0.020 (0.51) Half Shoulder Width On All End Pins Optional Seating Plane 0.150 (3.81) 0.125 (3.18) 0.110 (2.79) 0.090 (2.29) 0.145 (3.68) 0.128 (3.25) 0.025 (0.64) 0.015 (0.38) 0.065 (1.65) 0.045 (1.14) 0.020 (0.51) 0.016 (0.41).073 (1.84) Max. 0.325 (8.25) 0.300 (7.62) Typ. 0.010 (0.25) 0 15 NOTE: 1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS) 2. PACKAGE DIMENSIONS EXCLUDE MOLDING FLASH 10 of 12

PACKAGING INFORMATION 8-Lead Plastic Small Outline Gull Wing Package Type S Pin 1 Index 0.150 (3.80) 0.158 (4.00) 0.228 (5.80) 0.244 (6.20) Pin 1 0.014 (0.35) 0.019 (0.49) 0.188 (4.78) 0.197 (5.00) (4X) 7 0.053 (1.35) 0.069 (1.75) 0.050 (1.27) 0.004 (0.19) 0.010 (0.25) 0.010 (0.25) 0.020 (0.50) X 45 0.050" Typical 0-8 0.0075 (0.19) 0.010 (0.25) 0.250" 0.050" Typical 0.016 (0.410) 0.037 (0.937) FOOTPRINT 0.030" Typical 8 Places NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS) 11 of 12

LIMITED WARRANTY Xicor, Inc. 2003 Patents Pending Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness for any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice. Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, or licenses are implied. TRADEMARK DISCLAIMER: Xicor and the Xicor logo are registered trademarks of Xicor, Inc. AutoStore, Direct Write, Block Lock, SerialFlash, MPS, BiasLock and XDCP are also trademarks of Xicor, Inc. All others belong to their respective owners. U.S. PATENTS Xicor products are covered by one or more of the following U.S. Patents: 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932; 4,752,912; 4,829,482; 4,874,967; 4,883,976; 4,980,859; 5,012,132; 5,003,197; 5,023,694; 5,084,667; 5,153,880; 5,153,691; 5,161,137; 5,219,774; 5,270,927; 5,324,676; 5,434,396; 5,544,103; 5,587,573; 5,835,409; 5,977,585. Foreign patents and additional patents pending. LIFE RELATED POLICY In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurrence. Xicor s products are not authorized for use in critical components in life support devices or systems. 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. Characteristics subject to change without notice. 12 of 12