CHAPTER 6 CONCLUSION AND FUTURE SCOPE

Similar documents
Nonlinearities in Power Amplifier and its Remedies

Linearity Improvement Techniques for Wireless Transmitters: Part 1

Prepared for the Engineers of Samsung Electronics RF transmitter & power amplifier

International ejournals

RF Power Amplifiers for Wireless Communications

A Mirror Predistortion Linear Power Amplifier

FPGA Implementation of PAPR Reduction Technique using Polar Clipping

GC5325 Wideband Digital Predistortion Transmit IC Solution. David Brubaker Product Line Manager Radio Products February 2009

Baseband Compensation Techniques for Bandpass Nonlinearities

Laser Transmitter Adaptive Feedforward Linearization System for Radio over Fiber Applications

Behavioral Modeling and Digital Predistortion of Radio Frequency Power Amplifiers

RF Power Amplifier Design

A Product Development Flow for 5G/LTE Envelope Tracking Power Amplifiers, Part 2

ELT Radio Architectures and Signal Processing. Motivation, Some Background & Scope

Digital predistortion with bandwidth limitations for a 28 nm WLAN ac transmitter

DIGITAL PRE-DISTORTION LINEARIZER FOR A REALIZATION OF AUTOMATIC CALIBRATION UNIT

Behavioral Modeling of Digital Pre-Distortion Amplifier Systems

USE OF MATLAB IN SIGNAL PROCESSING LABORATORY EXPERIMENTS

DESIGN AND IMPLEMENTATION OF AN ETSI-SDR OFDM TRANSMITTER WITH POWER AMPLIFIER LINEARIZER

WITH THE goal of simultaneously achieving high

FPGA IMPLEMENTATION OF DIGITAL PREDISTORTION LINEARIZERS FOR WIDEBAND POWER AMPLIFIERS

Modeling of a Power Amplifier for Digital Pre-distortion Applications using Simplified Complex Memory Polynomial

CHAPTER 4 DEVELOPMENT AND PERFORMANCE ANALYSIS OF LINEARIZATION TECHNIQUES

Digital Compensation for Distortion

Adaptive digital polynomial predistortion linearisation for RF power amplifiers

Reinventing the Transmit Chain for Next-Generation Multimode Wireless Devices. By: Richard Harlan, Director of Technical Marketing, ParkerVision

Adaptive digital predistortion linearizer for power amplifiers in military UHF satellite

Software Defined Radio: Enabling technologies and Applications

RF and Baseband Techniques for Software Defined Radio

2015 The MathWorks, Inc. 1

Chapter 6. Case Study: 2.4-GHz Direct Conversion Receiver. 6.1 Receiver Front-End Design

Efficiency Enhancement of CDMA Power Amplifiers in Mobile Handsets Using Dynamic Supplies. Georgia Tech Analog Consortium Presentation

Power Amplifier Linearization Implementation Using A Field Programmable Gate Array

Composite Adaptive Digital Predistortion with Improved Variable Step Size LMS Algorithm

Institutionen för systemteknik

Geng Ye U. N. Carolina at Charlotte

THE LINEARIZATION TECHNIQUE FOR MULTICHANNEL WIRELESS SYSTEMS WITH THE INJECTION OF THE SECOND HARMONICS

A High Linearity and Efficiency Doherty Power Amplifier for Retrodirective Communication

Welcome. Steven Baker Founder & Director OpenET Alliance. Andy Howard Senior Application Specialist Agilent EEsof EDA Agilent Technologies, Inc.

Practical RF Circuit Design for Modern Wireless Systems

Radio over Fiber technology for 5G Cloud Radio Access Network Fronthaul

Direct-Conversion I-Q Modulator Simulation by Andy Howard, Applications Engineer Agilent EEsof EDA

RF POWER AMPLIFIERS. Alireza Shirvani SCV SSCS RFIC Course

Efficiently simulating a direct-conversion I-Q modulator

RF transmitter with Cartesian feedback

Base Station RF Development with MATLAB Dr Chen Ming Shanghai Bell Co., Ltd. 2015/04/24

Pre-distortion. General Principles & Implementation in Xilinx FPGAs

Agilent Highly Accurate Amplifier ACLR and ACPR Testing with the Agilent N5182A MXG Vector Signal Generator. Application Note

Title: New High Efficiency Intermodulation Cancellation Technique for Single Stage Amplifiers.

CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN

Review Of Power Amplifier Linearization Techniques In Communication Systems

Class E and Class D -1 GaN HEMT Switched-Mode Power Amplifiers

Keysight Technologies PXIe Measurement Accelerator Speeds RF Power Amplifier Test

WIRELESS TRANSCEIVER ARCHITECTURE

Wideband Receiver for Communications Receiver or Spectrum Analysis Usage: A Comparison of Superheterodyne to Quadrature Down Conversion

Performance Evaluation for OFDM PAPR Reduction Methods

RF 파워앰프테스트를위한 Envelope Tracking 및 DPD 기술

A review paper on Software Defined Radio

Using a design-to-test capability for LTE MIMO (Part 1 of 2)

Three-dimensional power segmented tracking for adaptive digital pre-distortion

WIRELESS communications systems of the next generation

CHAPTER 10 CONCLUSIONS AND FUTURE WORK 10.1 Conclusions

Mastering the New Basestations: Design and Test of Adaptive Digital Pre-distortion Amplifiers and Digital Transceivers for 3G Radios

Envelope Tracking Technology

Different Digital Predistortion Techniques for Power Amplifier Linearization

Understanding and Improving Measurement Uncertainty in ACPR Measurements

CDMA Receivers for High Spectral Utilization MPRG

Wideband and High Efficiency Feed-Forward Linear Power Amplifier for Base Stations

System Design Fundamentals

This article provides a new design configuration that uses the basic concept of the RFAL distortion cancellation technique.

CORDIC Based Digital Modulator Systems

Behavioral Characteristics of Power Amplifiers. Understanding the Effects of Nonlinear Distortion. Generalized Memory Polynomial Model (GMP)

Presentation Title Goes Here

Design of Adjustable Reconfigurable Wireless Single Core

Simulating and Testing of Signal Processing Methods for Frequency Stepped Chirp Radar

An Overview of RF Power Amplifier Digital Predistortion Techniques for Wireless Communication Systems

High Speed & High Frequency based Digital Up/Down Converter for WCDMA System

DPD Toolkit: Overview

A Practical FPGA-Based LUT-Predistortion Technology For Switch-Mode Power Amplifier Linearization Cerasani, Umberto; Le Moullec, Yannick; Tong, Tian

Work Done. RF Circuits / Systems Designed and Fabricated

Performance Analysis of Equalizer Techniques for Modulated Signals

Aalborg Universitet. Published in: 29th NORCHIP Conference. DOI (link to publication from Publisher): /NORCHP

RF IV Waveform Measurement and Engineering

Wideband Digital Predistortion Linearization. of Radio Frequency Power Amplifiers with Memory. A Thesis. Submitted to the Faculty.

What s Behind 5G Wireless Communications?

Feedback Linearization of RF Power Amplifier for TETRA Standard

Intermodulation Distortion

BEHAVIORAL modeling for RF and microwave power

A new generation Cartesian loop transmitter for fl exible radio solutions

LOW COST PHASED ARRAY ANTENNA TRANSCEIVER FOR WPAN APPLICATIONS

Practical Digital Pre-Distortion Techniques for PA Linearization in 3GPP LTE

Ultrawideband Digital Predistortion (DPD): The Rewards (Power and Performance) and Challenges of Implementation in Cable Distribution Systems

LINEAR MICROWAVE FIBER OPTIC LINK SYSTEM DESIGN

Adaptive Power Amplifier Linearization by Digital Pre-Distortion with Narrowband Feedback using Genetic Algorithms.

WIDEBAND DYNAMIC BIASING OF POWER AMPLIFIERS FOR WIRELESS HANDHELD APPLICATIONS

Performance Analysis of n Wireless LAN Physical Layer

Effects of Intermodulation Distortion and its Reduction Techniques

A SWITCHED-CAPACITOR POWER AMPLIFIER FOR EER/POLAR TRANSMITTERS

Research About Power Amplifier Efficiency and. Linearity Improvement Techniques. Xiangyong Zhou. Advisor Aydin Ilker Karsilayan

Different Digital Predistortion Techniques for Power Amplifier Linearization

Transcription:

162 CHAPTER 6 CONCLUSION AND FUTURE SCOPE 6.1 Conclusion Today's 3G wireless systems require both high linearity and high power amplifier efficiency. The high peak-to-average ratios of the digital modulation schemes used in 3G wireless systems require that the RF power amplifier should maintain high linearity over a large range while maintaining its high efficiency. These two requirements are often at odds with each other. Thus, to maintain high efficiency and to comply with regulatory specifications regarding the maximum allowed disturbance in the adjacent channels, mitigation of the non-linear distortions is of great significance. Non-linear equalization at the receiver can be a possible solution but is complicated due to the unknown effects of the channel. It is therefore easy to reduce the non-linear distortions at the transmitter side. Linearization techniques can be used to mitigate the nonlinear distortions in a power amplifier. But the linearization task can t be accomplished without properly characterizing and modeling a practical power amplifier. Modeling of power amplifier has been a subject of intense research during the last few years. For understanding the characteristics of power amplifier different parameters like inter-modulation products, Adjacent Channel Leakage Ratio, efficiency, CF, Error Vector Magnitude and PCDE can be used. Power amplifier can be better modeled using behavioral modeling. Non-linear behavioral models can be divided into three types; memory-less, quasi memory-less and models with memory. Majority of the memory models available in literature are based on Volterra series, which is used to represent the non-linear systems. Memory polynomial, which is reduced

163 form of Volterra series, can be more suitable to represent the actual behavior of the power amplifier with memory. But available memory polynomial models are not easy to implement. A simplified and easy to implement memory polynomial model of power amplifier called Complex Memory Polynomial model has been proposed and implemented. Although this proposed model can be employed to characterize power amplifier with reasonable accuracy under certain conditions, yet there is no systematic way to check the validity of this model. The effect of memory depth and the order of memory polynomial have also been studied for a W-CDMA signal. It has been concluded that non-linearity does not show much effect as the memory depth and the order of memory polynomial is increased. A novel approach, called Black Box has been proposed in this thesis, which directly derives the power amplifier model from its circuit topology. In this approach complex S-Parameters of power amplifier are derived for Motorola LDMOS power amplifier circuit available in Agilent library. Comparison of the proposed power amplifier model, with the actual power amplifier circuit topology, show that the proposed model exactly models the behavior of the actual power amplifier. From the comparison of existing linearization techniques like Boot Up Bias, Dynamic Bias, Baseband Envelope Feedback, Polar Feedback, Cartesian Feedback, Envelope Elimination and Restoration, Adaptive Feedforward, RF/IF Predistortion, Digital Predistortion, it has been concluded that Digital Predistortion technique can be of main concern. It has also been concluded that although Digital Predistortion shows moderate complexity and high flexibility, Feedforward linearization technique shows more Intermodulation distortion reduction and greater bandwidths over Digital Pre-distortion technique.

164 A novel linearization technique named Adaptive Feedforward Linearizer combined with Adaptive Digital Predistorter has been proposed. To develop this technique a Complex Memory Polynomial based Adaptive Digital Pre-distortion technique and Adaptive Feedforward Linearization technique has also been proposed and presented. For optimization of the parameters, a new adaptation technique with much fast convergence rate, based on the conjugate-gradient method developed by Fletcher and Reeves has been proposed. A new step by step optimization methodology has been proposed to achieve optimized parameters of complex gain adjusters in Digital Pre-distorter and complex gain adjusters in signal cancellation and error cancellation loops in Adaptive Feedforward Linearizer. As the Field Programmable Gate Arrays have been gaining considerable attraction in high performance digital signal processing applications, the proposed linearization techniques have also been implemented on a Virtex 4 Field Programmable Gate Array for comparison of resource utilization and power consumption. Performances of all proposed linearization techniques have also been compared for single, two and three carrier W-CDMA signal by evaluating inter-modulation distortion reduction, Error Vector Magnitude reduction and Adjacent Channel Leakage Ratio improvement. Comparisons show that although Adaptive Feedforward Linearizer combined with Adaptive Digital Predistorter results in only10 db reduction in 3 rd order IMD as compared to 30 db reduction by Complex Memory Polynomial based Adaptive Digital Pre-distortion technique and 17 db by Adaptive Feedforward Linearization technique, yet it results in 45 db reduction in 5 th order IMD, 60 db reduction in 7 th order IMD, 30 db reduction in 9 th order IMD and 7dB reduction in 11 th order IMD as compared to 36 db reduction in 5 th order IMD, 53 db reduction in 7 th order IMD, 27 db reduction in 9 th order IMD and 0dB reduction in 11 th order IMD by Adaptive Feedforward Linearization technique and 10 db

165 reduction in 5 th order IMD, 36 db reduction in 7 th order IMD, 19 db reduction in 9 th order IMD and 0dB reduction in 11 th order IMD by Complex Memory Polynomial based Adaptive Digital Pre-distortion technique. Comparisons also show that among the proposed linearization techniques, Adaptive Feedforward Linearizer combined with Adaptive Digital Predistorter outperforms in terms of Error Vector Magnitude reduction and Adjacent Channel Leakage Ratio improvement. Adaptive Feedforward Linearizer combined with Adaptive Digital Predistorter reduces Error Vector Magnitude to 16.81% as compared to 17.20% by Complex Memory Polynomial based Adaptive Digital Pre-distortion technique and 17.46% by Adaptive Feedforward Linearizer. Also Adaptive Feedforward Linearizer combined with Adaptive Digital Predistorter improves Adjacent Channel Leakage Ratio by 56.98 db as compared to 44.19 db by Adaptive Feedforward Linearizer and 42.33 db by Complex Memory Polynomial based Adaptive Digital Pre-distortion technique. Comparisons also show that among the proposed linearization techniques, Adaptive Feedforward Linearizer combined with Adaptive Digital Predistorter seems to be costly in terms of resource utilization. It consumes 4568 Registers, 4213 Look up Tables, 3754 Slices, 44 BRAMs and 31 DSP48s as compared to 3652 Registers, 3654 Look up Tables, 2987 Slices, 38 BRAMs and 29 DSP48s by Adaptive Feedforward Linearizer, 3516 Registers, 3758 Look up Tables, 3431 Slices, 60 BRAMs and 19 DSP48s by Look up Table based Digital Pre-distorter and 2547 Registers, 2695 Look up Tables, 2862 Slices, 32 BRAMs and 22 DSP48s by Complex Memory Polynomial based Adaptive Digital Predistortion technique. Also Adaptive Feedforward Linearizer combined with Adaptive Digital Predistorter consumes 1052 mw of power as compared to 982 mw by Adaptive Feedforward Linearizer, 845 mw by Complex Memory Polynomial based Adaptive Digital Pre-distortion technique and 799 mw by Look up Table based Digital Pre-distorter.

166 Thus form the results presented it has been concluded that selection of a particular linearization technique requires a compromise between improvement in inter-modulation distortion, Error Vector Magnitude, Adjacent Channel Leakage Ratio and Field Programmable Gate Array resource utilization. The proposed Adaptive Feedforward Linearizer combined with Adaptive Digital Predistorter linearization technique can be used in wireless base station transmitters where high degree of improvement is required in terms higher order inter-modulation distortion, Error Vector Magnitude and Adjacent Channel Leakage Ratio. The proposed Complex Memory Polynomial based Adaptive Digital Predistortion technique can be used in wireless base station transmitters where Field Programmable Gate Array resource utilization is of main concern and Adaptive Feedforward Linearizer can be used in wireless base station transmitters where both moderate degree of improvement in inter-modulation distortion, Error Vector Magnitude, Adjacent Channel Leakage Ratio and moderate Field Programmable Gate Array resource utilization is required. 6.2 Scope for Future Work Future work can focus on introducing some kind of parallelism into the algorithm. An approach would be to convert the modules into hardware description modules which can process in parallel while the rest of the operations can be done in soft processor. This may speed up the whole algorithm, but can take up some FPGA resources as well. This tradeoff requires more investigation. The results from these investigations could be used to develop any general algorithm or a class of algorithms. Further the implementation of adaptation algorithm using genetic algorithm or neural networks may be a future area of concern.