THE GC5016 AGC CIRCUIT FUNCTIONAL DESCRIPTION AND APPLICATION NOTE

Similar documents
Application Report. 1 Background. PMP - DC/DC Converters. Bill Johns...

The TPS61042 as a Standard Boost Converter

Effect of Programmable UVLO on Maximum Duty Cycle Achievable With the TPS4005x and TPS4006x Family of Synchronous Buck Controllers

Application Report. Art Kay... High-Performance Linear Products

µa78m00 SERIES POSITIVE-VOLTAGE REGULATORS

Application Report ...

available options TA PACKAGED DEVICE FEATURES 40 C to 85 C ONET2501PARGT 2.5-Gbps limiting amplifier with LOS and RSSI

Small, Dynamic Voltage Management Solution Based on TPS62300 High-Frequency Buck Converter and DAC6571

HF Power Amplifier (Reference Design Guide) RFID Systems / ASP

Application Note AN041

Application Report. Battery Management. Doug Williams... ABSTRACT


PMP6857 TPS40322 Test Report 9/13/2011

High Speed PWM Controller

CD54/74HC540, CD74HCT540, CD54/74HC541, CD54/74HCT541

LOGARITHMIC AMPLIFIER

Design Note DN503. SPI Access By Siri Namtvedt. Keywords. 1 Introduction CC1100 CC1101 CC1150 CC2500 CC2550. SPI Reset Burst Access Command Strobes

Hands-On: Using MSP430 Embedded Op Amps

Test Data For PMP /05/2012

Understanding the ADC Input on the MSC12xx

PIN-PIN Compatible Cross-Reference Guide Competitor

1.5 C Accurate Digital Temperature Sensor with SPI Interface

LM325 LM325 Dual Voltage Regulator

User's Guide. SLOU262 July 2009 Isolated CAN Transceiver EVM 1

TIDA Dual High Resolution Micro-Stepping Driver

OUTPUT INPUT ADJUSTMENT INPUT INPUT ADJUSTMENT INPUT

2 C Accurate Digital Temperature Sensor with SPI Interface

Optimized Digital Filtering for the MSP430

DS9638 DS9638 RS-422 Dual High Speed Differential Line Driver

MSP53C391, MSP53C392 SLAVE SPEECH SYNTHESIZERS

4423 Typical Circuit A2 A V

TRF3765 Synthesizer Lock Time

A Numerical Solution to an Analog Problem

AN-288 System-Oriented DC-DC Conversion Techniques

POSITIVE-VOLTAGE REGULATORS

SN54HC00, SN74HC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

AN-87 Comparing the High Speed Comparators

SN54ALS05A, SN74ALS05A HEX INVERTERS WITH OPEN-COLLECTOR OUTPUTS

Working with ADCs, OAs and the MSP430

CD54HC221, CD74HC221, CD74HCT221. High-Speed CMOS Logic Dual Monostable Multivibrator with Reset. Features. Description

PAH PACKAGE (TOP VIEW) AGND FBIN AGND A VCC GND 3Y1 2Y3

ua9636ac DUAL LINE DRIVER WITH ADJUSTABLE SLEW RATE

bq40zxx Manufacture, Production, and Calibration


Sealed Lead-Acid Battery Charger

RF BASICS. Low Power Wireless Texas Instruments

SN74AUC1G07 SINGLE BUFFER/DRIVER WITH OPEN-DRAIN OUTPUT

TIB82S105BC FIELD-PROGRAMMABLE LOGIC SEQUENCER WITH 3-STATE OUTPUTS OR PRESET

SN54ALS1035, SN74ALS1035 HEX NONINVERTING BUFFERS WITH OPEN-COLLECTOR OUTPUTS

SN54HC541, SN74HC541 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SN54LV4052A, SN74LV4052A DUAL 4-CHANNEL ANALOG MULTIPLEXERS/DEMULTIPLEXERS

The ULN2003AI has a 2.7-kΩ series base resistor for each Darlington pair for operation directly with TTL or 5-V CMOS devices. ORDERING INFORMATION

description/ordering information

Introduction to Isolated Topologies

description/ordering information

SN65176B, SN75176B DIFFERENTIAL BUS TRANSCEIVERS

Inside the Delta-Sigma Converter: Practical Theory and Application. Speaker: TI FAE: Andrew Wang

PT4310 Series 48V. Pin-Out Information Pin Function. Ordering Information PT4311q = ±5 V/1.2 A PT4313q = ±12 V/0.5 A PT4314q = ±24 V/0.

SN74LVC2244ADWR OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS. description/ordering information

LM317M 3-TERMINAL ADJUSTABLE REGULATOR


LOAD SHARE CONTROLLER

AN-2119 LM8850 Evaluation Board Application Note

ORDERING INFORMATION SOT (SOT-23) DBV SOT (SC-70) DCK

LM317 3-TERMINAL ADJUSTABLE REGULATOR

description/ordering information

CD54AC08, CD74AC08 QUADRUPLE 2-INPUT POSITIVE-AND GATES

ORDERING INFORMATION TOP-SIDE

SN54HC126, SN74HC126 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

RLC Filter Design for ADC Interface Applications

High Speed BUFFER AMPLIFIER

AN-Note 1374 Use of LMV225 Linear-In-dB RF Power Detector in. CDMA2000 1X and EV_DO Mobile Station and Access Terminal

CD74HCT4543 BCD-TO-7 SEGMENT LATCH/DECODER/DRIVER


LM2925 LM2925 Low Dropout Regulator with Delayed Reset

Power Systems Design Tools

CD4541B. CMOS Programmable Timer High Voltage Types (20V Rating) Features. [ /Title (CD45 41B) /Subject. (CMO S Programmable. Timer High Voltage

HIGH-VOLTAGE HIGH-CURRENT DARLINGTON TRANSISTOR ARRAYS

The ULN2003AI has a 2.7-kΩ series base resistor for each Darlington pair for operation directly with TTL or 5-V CMOS devices. ORDERING INFORMATION

POSITIVE-VOLTAGE REGULATORS

TL317 3-TERMINAL ADJUSTABLE REGULATOR

MAX211 5-V MULTICHANNEL RS-232 LINE DRIVER/RECEIVER WITH ±15-kV ESD PROTECTION

SN54HCT14, SN74HCT14 HEX SCHMITT-TRIGGER INVERTERS

CD54HC194, CD74HC194, CD74HCT194

ORDERING INFORMATION PACKAGE

SN74LVC1G18 1-OF-2 NONINVERTING DEMULTIPLEXER WITH 3-STATE DESELECTED OUTPUT

LMS1585A,LMS1587. LMS1585A/LMS1587 5A and 3A Low Dropout Fast Response Regulators. Literature Number: SNVS061F

DPI Evaluation TPS65310-Q1


CD54HC173, CD74HC173, CD54HCT173, CD74HCT173 High-Speed CMOS Logic Quad D-Type Flip-Flop, Three-State Description Features

LM124, LM124A, LM224, LM224A LM324, LM324A, LM2902 QUADRUPLE OPERATIONAL AMPLIFIERS

SN54ALS804A, SN54AS804B, SN74ALS804A, SN74AS804B HEX 2-INPUT NAND DRIVERS

Complementary Switch FET Drivers

CD54/74HC30, CD54/74HCT30

TL494 PULSE-WIDTH-MODULATION CONTROL CIRCUITS

PT Series Suffix (PT1234x)

description/ordering information

AN-1453 LM25007 Evaluation Board

SN54HC74, SN74HC74 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

ORDERING INFORMATION. SSOP DCT Reel of 3000 SN74LVC2G125DCTR C25 _

Transcription:

THE GC5016 AGC CIRCUIT FUNCTIONAL DESCRIPTION AND APPLICATION NOTE Joe Gray April 2, 2004 1of 15

FUNCTIONAL BLOCK DIAGRAM Nbits X(t) G(t)*X(t) M = G(t)*X(t) Round And Saturate Y(t) M > T? G(t) = G 0 +A(t) -1 if M> T +1 if M< T α Z -1 G 0 A(t) = A(t-1) +/- αg(t-1) 2of 15

FUNCTIONAL DESCRIPTION Mathematical Equivalent: G(t) = (1 +/- α) G(t-1) Gain is separated into nominal and adaptive parts: G(t) = G 0 + A(t) The circuit adapts A(t), not G 0, allowing a default gain of G 0 to be specified. The adaption loop: Increases the gain when the magnitude (M) is less than threshold Decreases the gain when the magnitude (M) is greater than threshold The adaption loop will stop when A(t) reaches a maximum negative value or maximum positive value. This is used to limit the gain adjustment to fall within a desired range. The loop operates in four modes: fast attack, fast decay, slow attack and slow decay The loop adapts twice for each complex sample, once for the magnitude of the I-half and once for the magnitude of the Q-half. 3of 15

ADAPTION TIME CONSTANTS The adaption loop gain α can take on four values: α z = 2 -(Dz+3) for fast attack when the signal is too weak α s = 2 -(Ds+3) for fast decay when the signal is too strong α B = 2 -(DB+3) for slow attack when a sample is below threshold α A = 2 -(DA+3) for slow decay when a sample is above threshold The four user specified values D Zero, D Sat, D Above and D Below are used to set the attack and decay time constants The loop converges exponentially with a time constant equal to 2 (D+2.75) updates: At two complex samples per chip, and two updates per complex sample, the effective time constant is 2 (D+0.75) chips for CDMA systems. The time constants for UMTS (3.84MChips/sec) and CDMA2000 (1.2288MChips/sec) are shown on the next slide. Note: The time constant is how long it takes the AGC to converge to within 63% of a required gain change. It takes four time constants to converge to within 98% of the change. 4of 15

ADAPTION TIME CONSTANTS (Continued) Value of D Time constant (Complex Samples) Time constant for UMTS (us) Time constant for CDMA2000 (us) 0 4 0.5 2 1 7 1 3 2 13 2 5 3 27 4 11 4 54 7 22 5 108 14 44 6 215 28 87 7 431 56 175 8 861 112 350 9 1,722 224 701 10 3,444 448 1.4ms 11 6,889 897 2.8ms 12 13,777 1.8ms 5.6ms 13 27,554 3.6ms 11.2ms 14 55,109 7.2ms 22.4ms 15 110,218 14.3ms 44.8ms 5of 15

FAST ATTACK MODE FOR WEAK SIGNALS If the signal is very weak, then the AGC goes into a fast attack mode to increase the gain rapidly. A zero detect counter is used to select the fast attack mode: The zero detect counter increments when the magnitude is less than a weak signal threshold (T W ), and decrements otherwise. T W can be selected as 1/16 th, 1/32 nd, 1/64 th, 1/128 th, or 1/256 th of full scale. The zero detect counter stops at zero or 15. The weak signal fast attack time constant D Zero is used when the counter exceeds the zero detect threshold (T Z ) which is typically set to 5 or 6. The fast attack mode is entered for T Z = 5 when there are at least 6 weak values in a row, or at least 11 of the last 16 values were weak. The fast attack mode is entered for T Z = 6 when there are at least 7 weak values in a row, or at least 12 of the last 16 values were weak. 6of 15

FAST DECAY MODE FOR STRONG SIGNALS If the signal is too strong, then the AGC goes into a fast decay mode to decrease the gain rapidly. A saturation detect counter is used to select the fast decay mode: The saturation detect counter increments when the magnitude is greater than or equal to full scale and decrements otherwise. The saturation detect counter stops at zero or 15. The strong signal fast decay time constant D Sat is used when the counter exceeds the saturation detect threshold (T S ) which is typically set to 5 or 6. The fast decay mode is entered for T S = 5 when there are at least 6 saturated values in a row, or at least 11 of the last 16 values were saturated. The fast decay mode is entered for T S = 6 when there are at least 7 saturated values in a row, or at least 12 of the last 16 values were saturated. 7of 15

AGC INDUCED NOISE LEVEL The gain is adjusted every sample using the update equation: G(t) = (1 +/- 2 -(D+3) ) G(t-1) The AGC output data is then: Y(t) = X(t)G(t) = X(t)(1 +/- 2 -(D+3) ) G(t-1) = X(t)G(t-1) +/- 2 -(D+3) X(t)G(t-1) The term X(t)G(t-1) is the desired output, and +/-2 -(D+3) X(t)G(t-1) is the noise term. The signal to noise ratio is then SNR AGC = 10log[ <(XG) 2 >/<(2 -(D+3) XG) 2 >] db = 10log[2 2(D+3) ] db = 6(D+3) db Hence the noise induced by the AGC is always 6(D+3) db below the desired signal. For most CDMA signals an in-band SNR of 30dB is more than adequate, so D>=2 for D Below and D Above is adequate. 8of 15

SETTING THE AGC TARGET THRESHOLD The AGC circuit is typically used to set the output RMS signal level relative to the full scale output word. This is commonly called the crest factor (CF). For example, if the targeted crest factor is 6 db, then the AGC s target threshold should be set so that the RMS signal level will be 6dB below full scale. If D Below = D Above, then the target threshold will be the median magnitude of the signal s amplitude distribution, I.E., the AGC will drive the output signal level to the point where half of the samples are above the threshold and half are below. The target threshold in this case is set to be equal to the desired RMS magnitude times the ratio of the median magnitude to the RMS magnitude of the signal s statistics. For Gaussian signals, which includes UMTS (WCDMA), CDMA2000 or any CDMA modulated signal, the median magnitude is 0.6745 times the RMS magnitude. For narrowband signals, such as tones, the median value is equal to the RMS level. The magnitude is calculated as a value between 0 and 255 where 0 means the magnitude is less than 1/256 th full scale, and 255 means the magnitude is greater than or equal to full scale. The AGC threshold setting for various crest factors is shown in the next table. 9of 15

AGC THRESHOLD SETTINGS Crest Factor in db Desired RMS Magnitude Threshold for UMTS/CDMA Signals Threshold for Narrowband signals 0 255 172 255 1 227 153 227 2 203 137 203 3 181 122 181 4 161 109 161 5 143 97 143 6 128 86 128 7 114 77 114 8 102 68 102 9 90 61 90 10 81 54 81 11 72 48 72 12 64 43 64 13 57 39 57 14 51 34 51 10 of 15

A COMMON THRESHOLD FOR MIXED SIGNAL OPERATION If the AGC input contains a mix of Gaussian signals and narrowband signals, such as a CDMA signal with a narrowband interfering signal, and the objective is to drive the output level to a constant RMS value or crest factor, then the median threshold will not work If D Above is less than D Below, which means the loop gain α A is larger than the loop gain α B, then the AGC will drive the output signal so that more samples are below threshold than above. The ratio of samples below threshold to those above when the loop converges is equal to α A /(α B +α A ). For example, if α A = 4α B, then 4/5ths, or 80% of the output samples will be below threshold. This ratio of α A to α B can be used in the AGC loop to drive the RMS levels of two different signals to be equal using a common threshold. For any two signal types, there will always be value β such that both signal types will have the same ratio of magnitudes above and below β times their RMS levels. One can then set α A /(α B +α A ) equal to the ratio and the threshold equal to β times the desired RMS level. For Gaussian signals and tones, both will have 80% of their values below 1.28 times their RMS levels. This means that one can set α A =4α B, and set the threshold to be 1.28 times the desired RMS level, and then both signals will converge to the same RMS level. 11 of 15

A COMMON THRESHOLD FOR MIXED SIGNAL OPERATION (Continued) Hence, the AGC will drive a mixed CDMA plus tone signal to the desired RMS level by setting D Below = D Above + 2, and setting the threshold to 1.28 times the desired RMS magnitude using the following table. Crest Factor in db 3 4 5 6 7 8 9 10 11 Desired RMS Magnitude 181 161 143 128 114 102 90 81 72 Threshold for UMTS/CDMA Signals 232 206 183 164 146 131 115 104 92 The SNR due to the AGC noise in this case is 6(D Below +2.5) db The AGC loop s attack time constant is set by D Below. The AGC loop s decay time constant is set by D Above. 12 of 15

AGC DYNAMIC RANGE The objective of the AGC is to add gain to weak signals so they can be output using 8 our fewer bits and still be demodulated. The dynamic range is the ratio of the strongest signal that can be demodulated to the smallest. The total dynamic range is the amount of gain that can be added to the signal plus the dynamic range available in the output words. The AGC can add 42 db of gain to weak signals. The dynamic range of the output words is (6*N BITS )-CF-SNR MIN, where N BITS is the output word size, CF is the crest factor, and SNR MIN is the minimum SNR required to demodulate the signal. Typically N BITS is 8, CF is 8, and SNR MIN is 10 db, giving 30dB of available dynamic range. This gives a typical dynamic range of 42dB + 30dB = 72dB 13 of 15

EXTENDING THE AGC DYNAMIC RANGE The AGC dynamic range can be extended if an external saturate circuit is used 6dB of dynamic range can be added for each MSB that is checked for overflow and used to saturate the output values to plus or minus full scale For example, the 8 bit output mode of the GC5016 can be used to generate 6 bit outputs with 54 db of slew range if the upper two bits are checked for saturation If bit 7 (the MSB and sign bit) == bit 6 == bit 5, then no overflow has occurred and bits 0-5 are output If the bits do not match, then bit 7 is output as bit 5, and the opposite of bit 7 is output for bits 0-4. (i.e., the output is either 011111, or 100000 The AGC target thresholds need to be divided by 2 for each bit saturated For the 8 bit to 6 bit mode the desired threshold needs to be divided by 4 14 of 15

Using the CMD5016 Program to Set Up the AGC Circuit The cmd5016 program will automatically set up the AGC circuit The user specifies the desired adaption time constant in microseconds using the cmd5016 keyword agc_tc The user specifies the desired output crest factor in db using agc_cf Note the user sets up the extended dynamic range mode described on the previous page by increasing the agc_cf in 6dB steps for each 6dB of extra dynamic range. The cmd5016 will then set the appropriate threshold. The user specifies the agc mode (CDMA, Narrowband, or Mixed) using the agc_mode keyword. The cmd5016 program will then set all of the agc parameters discussed in this application note See the application note Automatic Gain Control Mode Settings. 15 of 15

IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Following are URLs where you can obtain information on other Texas Instruments products and application solutions: Products Applications Amplifiers amplifier.ti.com Audio www.ti.com/audio Data Converters dataconverter.ti.com Automotive www.ti.com/automotive DSP dsp.ti.com Broadband www.ti.com/broadband Interface interface.ti.com Digital Control www.ti.com/digitalcontrol Logic logic.ti.com Military www.ti.com/military Power Mgmt power.ti.com Optical Networking www.ti.com/opticalnetwork Microcontrollers microcontroller.ti.com Security www.ti.com/security Telephony www.ti.com/telephony Video & Imaging www.ti.com/video Wireless www.ti.com/wireless Mailing Address: Texas Instruments Post Office Box 655303 Dallas, Texas 75265 Copyright 2004, Texas Instruments Incorporated