Proposing. An Interpolated Pipeline ADC

Similar documents
A 0.55 V 7-bit 160 MS/s Interpolated Pipeline ADC Using Dynamic Amplifiers

A 12-bit Interpolated Pipeline ADC using Body Voltage Controlled Amplifier

A 6-bit Subranging ADC using Single CDAC Interpolation

A Low-Noise Self-Calibrating Dynamic Comparator for High-Speed ADCs

A Low-Offset Latched Comparator Using Zero-Static Power Dynamic Offset Cancellation Technique

A 35 fj 10b 160 MS/s Pipelined- SAR ADC with Decoupled Flip- Around MDAC and Self- Embedded Offset Cancellation

Scalable and Synthesizable. Analog IPs

RMO1C-1. Indoor and Outdoor Millimeter Wave Systems and RF/BB SoCs

Asynchronous SAR ADC: Past, Present and Beyond. Mike Shuo-Wei Chen University of Southern California MWSCAS 2014

A 9.35-ENOB, 14.8 fj/conv.-step Fully- Passive Noise-Shaping SAR ADC

A 15.5 db, Wide Signal Swing, Dynamic Amplifier Using a Common- Mode Voltage Detection Technique

DESIGN AND PERFORMANCE VERIFICATION OF CURRENT CONVEYOR BASED PIPELINE A/D CONVERTER USING 180 NM TECHNOLOGY

1.5 bit-per-stage 8-bit Pipelined CMOS A/D Converter for Neuromophic Vision Processor

A 130mW 100MS/s Pipelined ADC with 69dB SNDR Enabled by Digital Harmonic Distortion Correction. Andrea Panigada, Ian Galton

EE247 Lecture 23. Advanced calibration techniques. Compensating inter-stage amplifier non-linearity Calibration via parallel & slow ADC

RECENTLY, low-voltage and low-power circuit design

A stability-improved single-opamp third-order ΣΔ modulator by using a fully-passive noise-shaping SAR ADC and passive adder

A 42 fj 8-bit 1.0-GS/s folding and interpolating ADC with 1 GHz signal bandwidth

Technology Trend of Ultra-High Data Rate Wireless CMOS Transceivers

High Data Rate 60 GHz CMOS Transceiver Design

A Rail-to-Rail Input 12b 2 MS/s 0.18 µm CMOS Cyclic ADC for Touch Screen Applications

A 80Ms/sec 10bit PIPELINED ADC Using 1.5Bit Stages And Built-in Digital Error Correction Logic

A 0.7 V-to-1.0 V 10.1 dbm-to-13.2 dbm 60-GHz Power Amplifier Using Digitally- Assisted LDO Considering HCI Issues

Low-Power Pipelined ADC Design for Wireless LANs

2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS

A 10-Bit 500-MS/s 55-mW CMOS ADC Ashutosh Verma, Member, IEEE, and Behzad Razavi, Fellow, IEEE

ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.5

A Two- Bit- per- Cycle Successive- Approximation ADC with Background Offset Calibration

Index terms: Analog to Digital conversion, capacitor sharing, high speed OPAMP-sharing pipelined analog to digital convertor, Low power.

Design of Pipeline Analog to Digital Converter

Design Challenges of Analog-to-Digital Converters in Nanoscale CMOS

A Digitally-Calibrated 20-Gb/s 60-GHz Direct-Conversion Transceiver in 65-nm CMOS

Architectures and circuits for timeinterleaved. Sandeep Gupta Teranetics, Santa Clara, CA

A 2-bit/step SAR ADC structure with one radix-4 DAC

STATE-OF-THE-ART read channels in high-performance

/$ IEEE

CHAPTER 3 DESIGN OF PIPELINED ADC USING SCS-CDS AND OP-AMP SHARING TECHNIQUE

12-bit 50/100/125 MSPS 1-channel ADC

EE247 Lecture 22. Figures of merit (FOM) and trends for ADCs How to use/not use FOM. EECS 247 Lecture 22: Data Converters 2004 H. K.

A SAR-Assisted Two-Stage Pipeline ADC Chun C. Lee, Member, IEEE, and Michael P. Flynn, Senior Member, IEEE

Design of an Assembly Line Structure ADC

Another way to implement a folding ADC

Summary Last Lecture

ISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.4

IMPLEMENTING THE 10-BIT, 50MS/SEC PIPELINED ADC

Design of Analog Integrated Systems (ECE 615) Outline

SUCCESSIVE approximation register (SAR) analog-todigital

Digital Calibration for Current-Steering DAC Linearity Enhancement

Acronyms. ADC analog-to-digital converter. BEOL back-end-of-line

Pipelined Analog-to-Digital converter (ADC)

A VCO-Based ADC Employing a Multi- Phase Noise-Shaping Beat Frequency Quantizer for Direct Sampling of Sub-1mV Input Signals

Summary Last Lecture

A Two-channel 10b 160 MS/s 28 nm CMOS Asynchronous Pipelined-SAR ADC with Low Channel Mismatch

Design of Low-Offset Voltage Dynamic Latched Comparator

A 4 GSample/s 8-bit ADC in. Ken Poulton, Robert Neff, Art Muto, Wei Liu, Andrew Burstein*, Mehrdad Heshami* Agilent Laboratories Palo Alto, California

A Successive Approximation ADC based on a new Segmented DAC

EE247 Lecture 23. EECS 247 Lecture 23 Pipelined ADCs 2008 H.K. Page 1. Pipeline ADC Block Diagram DAC ADC. V res2. Stage 2 B 2.

A 1MHz-64MHz Active RC TI-LPF with Variable Gain for SDR Receiver in 65-nm CMOS

CMOS ADC & DAC Principles

620 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 45, NO. 3, MARCH /$ IEEE

WITH the recent development of communication systems

Integrated Microsystems Laboratory. Franco Maloberti

PAPER A Single Amplifier-Based 12-bit 100 MS/s 1V19mW0.13µm CMOS ADC with Various Power and Area Minimized Circuit Techniques

Fundamentals of Data Conversion: Part I.1

CMOS Analog to Digital Converters : State-of-the-Art and Perspectives in Digital Communications ADC

A SWITCHED-CAPACITOR POWER AMPLIFIER FOR EER/POLAR TRANSMITTERS

Pipelined Analog-to-Digital Converters

High-Speed Analog to Digital Converters. ELCT 1003:High Speed ADCs

A 12b 50MS/s 2.1mW SAR ADC with redundancy and digital background calibration

HIGH-SPEED low-resolution analog-to-digital converters

Wideband Sampling by Decimation in Frequency

ISSN:

Figure 1 Typical block diagram of a high speed voltage comparator.

SUCCESSIVE approximation register (SAR) analog-todigital

A 12b 100 MS/s Three-Step Hybrid Pipeline ADC Based on Time-Interleaved SAR ADCs

10.1: A 4 GSample/s 8b ADC in 0.35-um CMOS

BER-optimal ADC for Serial Links

A 1.7-to-2.2GHz Full-Duplex Transceiver System with >50dB Self-Interference Cancellation over 42MHz Bandwidth

FUNDAMENTALS OF ANALOG TO DIGITAL CONVERTERS: PART I.1

EFFICIENT LOW POWER DYNAMIC COMPARATOR FOR HIGH SPEED ADC s

THE pipelined ADC architecture has been adopted into

A 10 bit, 1.8 GS/s Time Interleaved Pipeline ADC

Design of Low Power High Speed Fully Dynamic CMOS Latched Comparator

Tuesday, March 1st, 9:15 11:00. Snorre Aunet Nanoelectronics group Department of Informatics University of Oslo.

DESIGN AND IMPLEMENTATION OF A LOW VOLTAGE LOW POWER DOUBLE TAIL COMPARATOR

Modeling and Implementation of A 6-Bit, 50MHz Pipelined ADC in CMOS

DESIGN OF A 500MHZ, 4-BIT LOW POWER ADC FOR UWB APPLICATION

A 1.2V 8 BIT SAR ANALOG TO DIGITAL CONVERTER IN 90NM CMOS

A Low-Power 6-b Integrating-Pipeline Hybrid Analog-to-Digital Converter

Design of low-loss 60 GHz integrated antenna switch in 65 nm CMOS

A Low Power Analog Front End Capable of Monitoring Knee Movements to Detect Injury

Circuit Design for a 2.2 GByte/s Memory Interface

A Digitally Enhanced 1.8-V 15-b 40- Msample/s CMOS Pipelined ADC

Design and Implementation of a Low Power Successive Approximation ADC. Xin HUANG, Xiao-ning XIN, Jian REN* and Xin-lei CHEN

mm-wave Transceiver Challenges for the 5G and 60GHz Standards Prof. Emanuel Cohen Technion

ISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.3

12-Bit 1-channel 4 MSPS ADC

DIGITAL wireless communication applications such as

CMOS High Speed A/D Converter Architectures

MOST pipelined analog-to-digital converters (ADCs) employ

Transcription:

Proposing An Interpolated Pipeline ADC Akira Matsuzawa Tokyo Institute of Technology, Japan Matsuzawa & Okada Lab.

Background 38GHz long range mm-wave system

Role of long range mm-wave Current Optical fiber Base stations for WiFi and WiMAX Not flexible Future Optical fiber Connect with mm-wave Very flexible

38GHz long range mm-wave system realized 1Gbps long range mm-wave systems Current system: 80Mbps!!

System configuration Compatible with Gbit Ethernet Hole system is integrated with planar antenna Ethernet Cable Gigabit Ethernet Transceiver Baseband SoC LPF BPF LNA BPF RX ANT RJ-45 Surge Protector PoE Interface LPF LPF PA BPF TX ANT RJ-45 Surge Protector PoE Interface RJ-45

Mixed signal BB SoC A mixed signal SoC has been developed to realize 64QAM (1Gbps) with BW of 260MHz. Base band SoC Co-developed with JRC ADC & DAC 90nm CMOS 40M Transistors

Developed ADC Developed new 10b ADC to address 64 QAM. Interpolated pipeline scheme No need of high gain OP amps 10b, 320 MSps, 40mW ADC Suitable for low gain and low V DD scaled CMOS M. Miyahara, A. Matsuzawa, VLSI-CS, 2011.

BER vs. SNR BER for 64QAM has been reduced to the ideal BER 1.E-02 1.E-03 1.E-04 1.E-05 1.E-06 1.E-07 1.E-08 1.E-09 1.E-10 1.E-11 1.E-12 1.E-13 1.E-14 C/N vs 64QAM_BER on B-B pair 2010 2008 2009 20 25 30 35 40 45 C/N [db] ENOB of ADC is increased Measurement ENOB=6.0 (600Mbps version) ENOB=6.25 ENOB=6.5 (1Gbps version 2009) ENOB=6.75 ENOB=7.0 ENOB=7.4 ENOB=8.5 (ADC design target) ENOB=7.15 (1Gbps version 2010)

Tokyo Tech. Model Network 9 Ten mm-wave base stations in our campus Tokyo Tech. O-Okayama Campus M1 #8 #3 #9 #4 #1 W8 #5 I6 #6 I1 #2 S3 #10 H #7 100

Expand the area to NEC (4km) Challenge for 4km mm-wave communication NEC 4km Tokyo Tech 1km

Outline Introduction Interpolation Techniques Circuit Implementation Measurement Results Conclusions 11

Conventional Pipelined ADC Conventional pipelined ADC requires accurate MDAC 12

Pipelined ADC Conversion V FS Residue 3 Input V MDAC1 4 1 V 2 1 V 4 0 FS FS FS V in V o1 V o1 1 2Vin V 2 Output CODE 1 FS Threshold x2 x2.1 MDAC2 Vo2 V o 3 Vo2 2V o1 0 V x2 o3 MDAC3 1 2Vo2 V 2 1 1 0 111 110 101 100 011 010 001 000 FS 13

Conventional MDAC High DC gain OpAmp Difficult to realize in scaled technology Closed-loop MDAC leads to lower speed V in C mc V out G 0 G0(dB) 6N GBW NF S 10 D out m bit MDAC Implementation N: Number of bits F s : Sampling freq. 14

OpAmp gain and conversion error ( LSB ) 3 2 G N G 3 2 N ( LSB ) G 6N 10 ( db Gain>70dB ) 800 600 400 10bit ADC U1-VOUT / mv 200 0-200 Large error occurs -400-600 40dB gain -800-230 800 600-240 400 VOUT / mv 200 0-200 -400 VOUT / mv -250-260 -600-800 0 0.2 0.4 0.6 0.8 1-270 Time/mSecs 200uSecs/div -280 370 372 374 376 378 380

Recent Works Digital compensation technique [1, 2] Capacitor mismatch, gain error and opamp nonlinearity can be corrected Simple analog circuit design Foreground compensation PVT variation degrade the performance Long compensation time Increase of test cost [1] B. Murmann and B. E. Boser, Dec., 2003. [2] A. Verma and B. Razavi, Nov., 2009. 16

Proposed ADC Target : 10bit, F s > 300 MS/s Interpolation and pipelined operation Moderate relative gain G/G < 5% for 10bit Open-loop amplifiers can be used No need of linearity compensation Insensitive to settling time High speed Low power 17

Interpolation Architecture 1a V oa V out Interpolator CMP V oa 1b V ob CMP V in V ob 18

Interpolation Architecture 1a V oa V out Interpolator CMP V oa V oa : V ob = 1 : 1 1b V ob CMP V in 1a 1b R R CMP Interpolator example [3,4] V ob [3]A. Matsuzawa, et al. Feb. 1990. [4]C. Mangelthdolf, et al., Feb. 1993. 19

Interpolation Architecture 1a V oa V out V oa : V ob = 3 : 1 Interpolator CMP V oa V oa : V ob = 2 : 2 1b V ob V oa : V ob = 1 : 3 CMP V in 1a 1b 3R 1R CMP Interpolator example V ob Conversion error is not occurred by changing gain 20

Interpolated Pipeline ADC Structure Interpolation technique is used for 2-4 th stage. Each stage has an 1-bit redundancy. 1 st stage 2 nd stage 3 rd stage 4 th stage Pipeline Stage Pipeline Stage 21

Interpolation methods Static current Good linearity Imbalance settling No static current C p causes nonlinearity No static current Good linearity Heavy load 1a 1a C u 1a C ua1 C ub1 1b Ex. 3bit C p C p 2a 1:8 V in 2a 2a 2:6 C p 2b 2b 2b 3:5 1b Resistive (Series) [3,4] 1b Capacitive (Series) C u C uan C ubn Capacitive (Weighted) 8:1 Total:36Cu 22

Proposed Weight Controlled Capacitor Array Sub-ADC controls the capacitor weight. Load capacitance is reduced from 36C u to 16C u (3bit). 1a V oa 2a 1a V xa 2a 16C u 16C u 1b V ob 2b 1b V xb 2b Total:16Cu 23

Weight Controlled Capacitor Array Offset voltage can be cancelled in interpolation phase V x m m n G a V V G V V in ra n m n b in rb V V oa ob V ' V ' oa ob G G a b G G a b V V in in V V V V ra rb off_a off_b V V off_a off_b G a, G b : Gain of A 1a and A 1b V oa, V ob : Output voltage V off_a, V off_b : Offset voltage V ra, V rb : Reference voltage m, n : Capacitor weight 24

Interpolated Output V oa V xa 1bit redundancy V x V xa V xb V oa V ob V xb CMP2 V ob 1 37 mc nc mc nc V oa V ob V in V xa 25

Sub-ADC Structure Gate-width-weighted interpolation comparators with capacitive offset calibration is used. Offset voltage < 2 mv () 1a CLK DD OUTP W a W b W a W b OUTN V INPa V INPb V INNa V INNb 1b 2nd 1 st stage Sense 2 nd stage Latch [1] V. Giannini, ISSCC 2008 [5] Y. Asada, A-SSCC 2009 26

Requirements for An Amplifier Absolute Gain error No error Offset voltage DNL error Offset voltage < 1LSB Offset voltage can be negrected by output offset cancel technique. Gain mismatch DNL error Linearity DNL and INL error 27

Amplifier : Schematic 1st stage amplifier require good linearity =>CMOS input with source degenerations Gain mismatch < 2.1%(3) 28

Amplifiers : Simulation results V out a 1 V in a 3 V 3 in 1st stage a 3 /a 1 < 1.3 2nd stage a 3 /a 1 < 6.2 29

Gain matching requirement Gain mismatch of 1st stage amplifiers < 2.1%(3s) 10.0 9.8 ENOB [bit] 9.6 9.4 9.2 9.0 G-G G+G 8.8 0 2 4 6 8 10 G/G (%) 30

Linearity Requirement ENOB [bit] 10.0 9.8 9.6 9.4 9.2 9.0 8.8 8.6 1st stage a 3 /a 1 < 1.3, 2nd stage a 3 /a 1 < 6.2 3 in 0 2 4 6 8 10 12 14 16 18 a3/a1 V out a 1 V in a 3 V 31

Chip photo 90 nm 10M1P CMOS technology Chip area of 0.46mm 2 1120 m Timing generator & Clock lines 415 m 5 th Logic 4 th stage 3 rd stage 2 nd stage 1 st stage 32

DNL, INL This periodical error is due to bad layout, not essential issue. DNL [LSB] INL [LSB] 2.0 1.5 1.0 0.5 0.0-0.5-1.0-1.5-2.0 4.0 3.0 2.0 1.0 0.0-1.0-2.0-3.0-4.0 0 256 512 768 1024 OUTPUT CODE 0 256 512 768 1024 OUTPUT CODE DNL +0.9/-0.6 INL +1.4/-1.8 33

Sampling Frequency vs. SNDR Input Frequency = 1 MHz 34

Input Frequency vs. SNDR Sampling Frequency = 320 MS/s 35

Performance summary This Work [2] [6] [7] Resolution (bit) 10 10 10 10 F sample (MS/s) 320 500 205 320 V DD (V) 1.2 1.2 1.0 - Power (mw) 40 55 61 42 ENOB peak (bit) 8.5 8.5 8.7 8.7 FoM Fs / FoM ERBW (pj/c.-s) 0.35 / 0.77 0.31 0.65 0.36/0.44 Technology (nm) 90 90 90 90 Active Area (mm 2 ) 0.46 0.5 1 0.21 Amplifier type Open Closed Closed Closed Linearity Compensation No Yes No Yes [2] A. Verma and B. Razavi, IEEE J. Solid-State Circuits, vol. 44, Nov., 2009. [6] S. Lee, Y. Jeon, K. Kim, J. Kwon, J. Kim, J. Moon, and W. Lee, ISSCC, 2007. [7] H. Chen, W. Shen, W. Cheng, and H. Chen, A-SSCC, 2010. 36

Conclusions An interpolated pipelined ADC using open-loop amplifier has been proposed. Interpolation architecture G/G < 5% for 10bit Using simple open-loop amplifiers enables high speed operation No need of a linearity compensation Weight Controlled Capacitor Array Load capacitance is reduced from 36C u to 16C u Offset voltage of the amplifier can be cancelled 10bit, 320MS/s, 40 mw ADC has been realized 37

Future Prospect Issue: Need twice larger circuits Same capacitance as for the conventional pipeline ADC can be used by modifying circuits. Area and power can be reduced, since lower bandwidth is acceptable. Still need the pipelined ADC? SAR ADC: lowest FoM, but low f s and low resolution. SAR-Pipeline: higher resolution, but lower f s due to multi step conversions. Interleaving: effective for low resolution ADC, but need totally large capacitance.

2024 © hobbydocbox.com Privacy Policy | Terms of Service | Feedback