The CBT3306 is characterized for operation from 40 C to +85 C.

Similar documents
10-bit level shifting bus switch with output enable. The CBTD3861 is characterized for operation from 40 C to +85 C.

Dual 1-of-4 FET multiplexer/demultiplexer. 1OE, 2OE, S0, and S1 select the appropriate B output for the A-input data.

CBT3245A. 1. General description. 2. Features and benefits. 3. Ordering information. Octal bus switch

1-of-8 FET multiplexer/demultiplexer. The CBT3251 is characterized for operation from 40 C to +85 C.

Octal bus switch with quad output enables

The 74LVT04 is a high-performance product designed for V CC operation at 3.3 V. The 74LVT04 provides six inverting buffers.

16-bit buffer/line driver; 3-state

Octal buffer/line driver; inverting; 3-state

Octal buffer/driver with parity; non-inverting; 3-state

The 74LVC1G02 provides the single 2-input NOR function.

Dual inverting buffer/line driver; 3-state

2-input NAND gate; open drain. The 74LVC1G38 provides a 2-input NAND function.

74AHC1G02-Q100; 74AHCT1G02-Q100

The 74LVC1G34 provides a low-power, low-voltage single buffer.

Hex buffer with open-drain outputs

Bus buffer/line driver; 3-state

Hex inverting buffer; 3-state

Quad R/S latch with 3-state outputs

1-of-2 decoder/demultiplexer

Quad 2-input NAND buffer (open collector) The 74F38 provides four 2-input NAND functions with open-collector outputs.

74CBTLV General description. 2. Features and benefits. 2-bit bus switch

Triple buffer with open-drain output. The 74LVC3G07 provides three non-inverting buffers.

Inverter with open-drain output. The 74LVC1G06 provides the inverting buffer.

74LV32A. 1. General description. 2. Features and benefits. 3. Ordering information. Quad 2-input OR gate

74AHC1G4212GW. 12-stage divider and oscillator

74HC540; 74HCT540. Octal buffer/line driver; 3-state; inverting

74AHC1G32; 74AHCT1G32

74CBTLV General description. 2. Features and benefits. 24-bit bus switch

Dual non-inverting Schmitt trigger with 5 V tolerant input

74HC11; 74HCT General description. 2. Features and benefits. 3. Ordering information. Triple 3-input AND gate

74AHC2G08; 74AHCT2G08

74HC86; 74HCT86. Quad 2-input EXCLUSIVE-OR gate

74CBTLV1G125. The 74CBTLV1G125 provides a single high-speed line switch. The switch is disabled when the output enable (OE) input is high.

74AHC1G04; 74AHCT1G04

Hex non-inverting HIGH-to-LOW level shifter

74AHC1G08; 74AHCT1G08

74HC4075; 74HCT General description. 2. Features and benefits. Ordering information. Triple 3-input OR gate

HEF4001B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Quad 2-input NOR gate

74HC7540; 74HCT7540. Octal Schmitt trigger buffer/line driver; 3-state; inverting

Single Schmitt trigger buffer

HEF4002B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Dual 4-input NOR gate

74HC4002; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NOR gate

74HC9114; 74HCT9114. Nine wide Schmitt trigger buffer; open drain outputs; inverting

Low-power configurable multiple function gate

Single D-type flip-flop; positive-edge trigger. The 74LVC1G79 provides a single positive-edge triggered D-type flip-flop.

74AHC30; 74AHCT30. The 74AHC30; 74AHCT30 provides an 8-input NAND function.

74LVC1G General description. 2. Features and benefits. Single 2-input multiplexer

Quad 2-input EXCLUSIVE-NOR gate

74LVC1G07-Q100. Buffer with open-drain output. The 74LVC1G07-Q100 provides the non-inverting buffer.

74AHC1G79; 74AHCT1G79

74LVC1G08. 1 General description. 2 Features and benefits. Single 2-input AND gate

16-bit bus transceiver; 3-state

74HC1GU04GV-Q General description. 2. Features and benefits. 3. Ordering information. 4. Marking. Inverter

Quad 2-input EXCLUSIVE-NOR gate

Hex inverting HIGH-to-LOW level shifter

Quad 2-input EXCLUSIVE-NOR gate

74ABT General description. 2. Features and benefits. 3. Ordering information. Dual D-type flip-flop with set and reset; positive edge-trigger

74HC02; 74HCT General description. 2. Features and benefits. Ordering information. Quad 2-input NOR gate

1-of-4 decoder/demultiplexer

74LVC1G86. 1 General description. 2 Features and benefits. 2-input EXCLUSIVE-OR gate

12-stage shift-and-store register LED driver

74HC03; 74HCT03. Quad 2-input NAND gate; open-drain output

3.3 V octal transceiver with direction pin (3-state) The 74LVT245 is a high-performance BiCMOS product designed for V CC operation at 3.3 V.

74AHC374-Q100; 74AHCT374-Q100

74AHC1G00; 74AHCT1G00

Hex non-inverting precision Schmitt-trigger

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Quad 2-input NAND Schmitt trigger

74AHC1G79-Q100; 74AHCT1G79-Q100

LOCMOS (Local Oxidation CMOS) to DTL/TTL converter HIGH sink current for driving two TTL loads HIGH-to-LOW level logic conversion

LOCMOS (Local Oxidation CMOS) to DTL/TTL converter HIGH sink current for driving two TTL loads HIGH-to-LOW level logic conversion

The 74LVC00A provides four 2-input NAND gates.

Dual 4-bit static shift register

74HC377; 74HCT General description. 2. Features and benefits. 3. Ordering information

Low-power configurable multiple function gate

12-stage binary ripple counter

Quad 2-input NAND Schmitt trigger

74AHC1GU04GV-Q General description. 2. Features and benefits. 3. Ordering information. Marking. Inverter

74LVCH16541A. 16-bit buffer/line driver; 3-state

HEF4014B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. 8-bit static shift register

Quad single-pole single-throw analog switch

4-bit bidirectional universal shift register

74LVT125; 74LVTH General description. 2. Features and benefits. 3.3 V quad buffer; 3-state

74AHC1G79-Q100; 74AHCT1G79-Q100

HEF4049B-Q General description. 2. Features and benefits. 3. Applications. Hex inverting buffers

HEF4014B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. 8-bit static shift register

74AHCU04-Q General description. 2. Features and benefits. 3. Ordering information. Hex unbuffered inverter

Octal buffers with 3-state outputs

Dual 4-bit static shift register

16-channel analog multiplexer/demultiplexer

74HC240; 74HCT240. Octal buffer/line driver; 3-state; inverting

Buffers with open-drain outputs. The 74LVC2G07 provides two non-inverting buffers.

74CB3Q General description. 2 Features and benefits. 3 Applications. 4-bit 1-of-2 FET multiplexer/demultiplexer with charge pump

74HC245; 74HCT245. Octal bus transceiver; 3-state

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state. The 74HC574; 74HCT574 is functionally identical to:

HEF4518B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual BCD counter

74HC04; 74HCT04. Temperature range Name Description Version 74HC04D 40 C to +125 C SO14 plastic small outline package; 14 leads; body width 74HCT04D

4-bit bidirectional universal shift register

10-stage divider and oscillator

Low-power dual supply buffer/line driver; 3-state

Transcription:

Rev. 7 1 May 2012 Product data sheet 1. General description The dual FET bus switch features independent line switches. Each switch is disabled when the associated output enable (noe) input is HIGH. The is characterized for operation from 40 C to +85 C. 2. Features and benefits 3. Ordering information 5 switch connection between two ports TTL-compatible input levels Multiple package options Latch-up protection exceeds 100 m per JESD78B ESD protection: HBM JESD22-114F exceeds 2000 V CDM JESD22-C101D exceeds 1000 V Table 1. Type number 4. Marking Ordering information Package Name Description Version D SO8 plastic small outline package; 8 leads; body width 3.9 mm SOT96-1 PW TSSOP8 plastic thin shrink small outline package; 8 leads; body width 4.4 mm GT XSON8 plastic extremely thin small outline package; no leads; 8 terminals; body 1 1.95 0.5 mm GM XQFN8 plastic, extremely thin quad flat package; no leads; 8 terminals; body 1.6 1.6 0.5 mm SOT530-1 SOT833-1 SOT902-2 Table 2. Marking codes Type number Marking code D PW 3306 GT F06 GM F06

5. Functional diagram 1 2 3 1B 1OE 1 2 5 6 2B 2OE 7 002aab985 Fig 1. Logic diagram 6. Pinning information 6.1 Pinning 1OE 1 8 V CC 1 1B GND 2 3 4 7 6 5 2OE 2B 2 1OE 1 1B GND 1 2 3 4 8 7 6 5 V CC 2OE 2B 2 001aak303 001aak304 Fig 2. Pin configuration for SO8 (SOT96-1) Fig 3. Pin configuration for TSSOP8 (SOT530-1) terminal 1 index area VCC 1OE 1 8 V CC 1OE 1 8 7 2OE 1 2 7 2OE 1 2 6 2B 1B 3 6 2B 1B 3 4 5 2 GND 4 5 2 001aal337 Transparent top view GND Transparent top view 001aal338 Fig 4. Pin configuration SOT833-1 (XSON8) Fig 5. Pin configuration SOT902-2 (XQFN8) ll information provided in this document is subject to legal disclaimers. Nexperia B.V. 2017. ll rights reserved Product data sheet Rev. 7 1 May 2012 2 of 14

6.2 Pin description Table 3. Pin description Symbol Pin Description 1OE, 2OE 1, 7 output enable input 1, 2 2, 5 data input/output ( port) 1B, 2B 3, 6 data input/output (B port) GND 4 ground (0 V) V CC 8 positive supply voltage 7. Functional description Table 4. Function selection [1] Input noe L H Input/output n, nb n = nb Z [1] H = HIGH voltage level; L = LOW voltage level; Z = high-impedance OFF-state. 8. Limiting values Table 5. Limiting values In accordance with the bsolute Maximum Rating System (IEC 60134). [1] T amb = 40 C to +85 C, unless otherwise specified. Symbol Parameter Conditions Min Max Unit V CC supply voltage 0.5 +7.0 V V I input voltage [2] 0.5 +7.0 V I O output current - 128 m I IK input clamping current V I/O =0V 50 - m T stg storage temperature 65 +150 C [1] Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Section 9. is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. [2] The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed. 9. Recommended operating conditions Table 6. Operating conditions ll unused control inputs of the device must be held at V CC or GND to ensure proper device operation. Symbol Parameter Conditions Min Typ Max Unit V CC supply voltage 4.5-5.5 V V IH HIGH-level input voltage 2.0 - - V V IL LOW-level input voltage - - 0.8 V T amb ambient temperature operating in free air 40 - +85 C ll information provided in this document is subject to legal disclaimers. Nexperia B.V. 2017. ll rights reserved Product data sheet Rev. 7 1 May 2012 3 of 14

10. Static characteristics Table 7. Static characteristics Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions 40 C to +85 C Unit Min Typ [1] Max V IK input clamping voltage V CC =4.5V; I I = 18 m - - 1.2 V I I input leakage current V CC =5.5V; V I = GND or 5.5 V - - 1 I CC supply current V CC =5.5V; I O =0m; - - 3 V I =V CC or GND V pass pass voltage output HIGH; V I =V CC =5.0V; 3.6 3.9 4.2 V I O = 100 I CC additional supply current per input pin; V CC =5.5V; [2] - - 2.5 m one input at 3.4 V, other inputs at V CC or GND C I input capacitance control pin; V I =3V or 0V - 3.15 - pf C io(off) off-state input/output port off; V I = 3 V or 0 V; noe =V CC - 6.45 - pf capacitance R ON ON resistance V CC =4.5V; V I =0V; I I =64m [3] - 3.4 5 V CC =4.5V; V I =0V; I I =30m [3] - 3.4 5 V CC =4.5V; V I =2.4V; I I =15m [3] - 6.8 15 [1] ll typical values are at V CC =5V, T amb =25 C. [2] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V CC or GND. [3] Measured by the voltage drop between the n and the nb terminals at the indicated current through the switch. ON resistance is determined by the lowest voltage of the two (n, nb) terminals. 11. Dynamic characteristics Table 8. Dynamic characteristics Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 8. Symbol Parameter Conditions 40 C to +85 C Unit Min Typ Max t pd propagation delay n, nb to nb, n; see Figure 6 [1][2] - - ns V CC = 5.0 V 0.5 V t en enable time noe to n, nb; see Figure 7 [2] 1.0-5.0 ns V CC = 5.0 V 0.5 V t dis disable time noe to n, nb; see Figure 7 [2] 1.0-5.0 ns V CC = 5.0 V 0.5 V [1] The propagation delay is the calculated RC time constant of the typical ON resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance). [2] t pd is the same as t PLH and t PHL. t en is the same as t PZL and t PZH. t dis is the same as t PLZ and t PHZ. ll information provided in this document is subject to legal disclaimers. Nexperia B.V. 2017. ll rights reserved Product data sheet Rev. 7 1 May 2012 4 of 14

12. Waveforms n, nb input V I GND t PHL t PLH nb, n output V OH V OL 001aak305 Fig 6. Measurement points are given in Table 9. Logic levels: V OL and V OH are typical output voltage levels that occur with the output load. The data input (n, nb) to output (nb, n) propagation delay times V I noe input GND t PLZ t PZL 3.5 V output LOW to OFF OFF to LOW V OL V X t PHZ t PZH V OH output HIGH to OFF OFF to HIGH GND outputs enabled V Y outputs disabled outputs enabled 001aak298 Fig 7. Measurement points are given in Table 9. Logic levels: V OL and V OH are typical output voltage levels that occur with the output load. Enable and disable times Table 9. Measurement points Supply voltage Input Output V CC V I V X V Y V CC = 5.0 V 0.5 V GND to 3.0 V 1.5 V 1.5 V V OL + 0.3 V V OH 0.3 V ll information provided in this document is subject to legal disclaimers. Nexperia B.V. 2017. ll rights reserved Product data sheet Rev. 7 1 May 2012 5 of 14

13. Test information V I negative pulse 0 V 90 % 10 % t W t f t r t r t f V I positive pulse 0 V 10 % 90 % t W V EXT V CC G V I DUT V O RL RT CL RL 001aae331 Fig 8. Test data is given in Table 10. ll input pulses are supplied by generators having the following characteristics: PRR 10 MHz; Z o =50. The outputs are measured one at a time with one transition per measurement. Definitions for test circuit: R L = Load resistance. C L = Load capacitance including jig and probe capacitance. R T = Termination resistance should be equal to output impedance Z o of the pulse generator. V EXT = External voltage for measuring switching times. Test circuit for measuring switching times Table 10. Test data Supply voltage Input Load V EXT V I t r, t f C L R L t PLH, t PHL t PLZ, t PZL t PHZ, t PZH V CC = 5.0 V 0.5 V GND to 3.0 V 2.5 ns 50 pf 500 open 7.0 V open ll information provided in this document is subject to legal disclaimers. Nexperia B.V. 2017. ll rights reserved Product data sheet Rev. 7 1 May 2012 6 of 14

14. Package outline SO8: plastic small outline package; 8 leads; body width 3.9 mm SOT96-1 D E X c y H E v M Z 8 5 Q 2 1 ( ) 3 pin 1 index θ L p 1 4 L e b p w M detail X 0 2.5 5 mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches max. 1.75 0.10 0.069 0.010 0.004 1 2 3 b p c D (1) E (2) e H (1) E L L p Q v w y Z 1.45 1.25 0.057 0.049 0.01 0.49 0.36 0.019 0.014 0.19 0.0100 0.0075 5.0 4.8 0.20 0.19 4.0 3.8 0.16 0.15 1.27 6.2 5.8 0.244 0.228 Notes 1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included. 2. Plastic or metal protrusions of mm (0.01 inch) maximum per side are not included. 0.05 1.05 1.0 0.4 0.039 0.016 0.7 0.6 0.028 0.024 0.1 0.041 0.01 0.01 0.004 θ 0.7 0.3 o 8 o 0.028 0 0.012 OUTLINE VERSION REFERENCES IEC JEDEC JEIT EUROPEN PROJECTION ISSUE DTE SOT96-1 076E03 MS-012 99-12-27 03-02-18 Fig 9. Package outline SOT96-1 (SO8) ll information provided in this document is subject to legal disclaimers. Nexperia B.V. 2017. ll rights reserved Product data sheet Rev. 7 1 May 2012 7 of 14

TSSOP8: plastic thin shrink small outline package; 8 leads; body width 4.4 mm SOT530-1 D E X c y H E v M Z 8 5 2 1 ( 3 ) pin 1 index L p θ L 1 4 detail X e b p w M 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) UNIT max. 1 mm 1.1 0.15 0.05 2 3 b p c D (1) E (2) e H E L L p v w y Z (1) θ 0.95 0.85 0.30 0.19 0.20 0.13 3.1 2.9 4.5 4.3 0.65 6.5 6.3 0.94 0.7 0.5 0.1 0.1 0.1 0.70 0.35 8 0 Notes 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. 2. Plastic or metal protrusions of mm maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEIT EUROPEN PROJECTION ISSUE DTE SOT530-1 MO-153 00-02-24 03-02-18 Fig 10. Package outline SOT530-1 (TSSOP8) ll information provided in this document is subject to legal disclaimers. Nexperia B.V. 2017. ll rights reserved Product data sheet Rev. 7 1 May 2012 8 of 14

XSON8: plastic extremely thin small outline package; no leads; 8 terminals; body 1 x 1.95 x 0.5 mm SOT833-1 b 1 2 3 4 L 1 L 4 (2) e 8 7 6 5 e 1 e 1 e 1 8 (2) 1 D E terminal 1 index area 0 1 2 mm DIMENSIONS (mm are the original dimensions) scale UNIT (1) max 1 max b D E e e 1 L L 1 mm 0.5 0.04 0.17 2.0 1.9 1.05 0.95 0.6 0.5 0.35 0.27 0.40 0.32 Notes 1. Including plating thickness. 2. Can be visible in some manufacturing processes. OUTLINE VERSION REFERENCES IEC JEDEC JEIT EUROPEN PROJECTION ISSUE DTE SOT833-1 - - - MO-252 - - - 07-11-14 07-12-07 Fig 11. Package outline SOT833-1 (XSON8) ll information provided in this document is subject to legal disclaimers. Nexperia B.V. 2017. ll rights reserved Product data sheet Rev. 7 1 May 2012 9 of 14

XQFN8: plastic, extremely thin quad flat package; no leads; 8 terminals; body 1.6 x 1.6 x 0.5 mm SOT902-2 X D B terminal 1 index area E 1 detail X b e 4 v w C C B y 1 C C y 3 5 e 1 2 6 1 7 terminal 1 index area L 8 metal area not for soldering L 1 Dimensions 0 1 2 mm scale Unit (1) 1 b D E e e 1 L L 1 v w y y 1 mm max nom min 0.5 0.05 0.00 0.20 0.15 1.65 1.60 1.55 1.65 1.60 1.55 0.55 0.5 0.35 0.30 0.15 0.10 0.05 0.1 0.05 0.05 0.05 Note 1. Plastic or metal protrusions of 0.075 mm maximum per side are not included. sot902-2_po Outline version References IEC JEDEC JEIT SOT902-2 - - - MO-255 - - - European projection Issue date 10-11-02 11-03-31 Fig 12. Package outline SOT902-2 (XQFN8) ll information provided in this document is subject to legal disclaimers. Nexperia B.V. 2017. ll rights reserved Product data sheet Rev. 7 1 May 2012 10 of 14

15. bbreviations Table 11. cronym CDM ESD FET HBM PRR TTL bbreviations Description Charged Device Model ElectroStatic Discharge Field Effect Transistor Human Body Model Pulse Rate Repetition Transistor-Transistor Logic 16. Revision history Table 12. Revision history Document ID Release date Data sheet status Change notice Supersedes v.7 20120501 Product data sheet - v.6 Modifications: For type number GM the sot code has changed to SOT902-2. v.6 20111122 Product data sheet - v.5 Modifications: Legal pages updated. v.5 20100325 Product data sheet - v.4 v.4 20100218 Product data sheet - v.3 v.3 20091014 Product data sheet - v.2 v.2 20051117 Product data sheet - v.1 v.1 20011108 Product data - - ll information provided in this document is subject to legal disclaimers. Nexperia B.V. 2017. ll rights reserved Product data sheet Rev. 7 1 May 2012 11 of 14

17. Legal information 17.1 Data sheet status Document status [1][2] Product status [3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [1] Please consult the most recently issued document before initiating or completing a design. [2] The term short data sheet is explained in section Definitions. [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com. 17.2 Definitions Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet short data sheet is an extract from a full data sheet with the same product type number(s) and title. short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. Product specification The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet. 17.3 Disclaimers Limited warranty and liability Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia. In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia s aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia. Right to make changes Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of a Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer s own risk. pplications pplications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer s sole responsibility to determine whether the Nexperia product is suitable and fit for the customer s applications and products planned, as well as for the planned application and use of customer s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer s applications or products, or the application or use by customer s third party customer(s). Customer is responsible for doing all necessary testing for the customer s applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer s third party customer(s). Nexperia does not accept any liability in this respect. Limiting values Stress above one or more limiting values (as defined in the bsolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. Terms and conditions of commercial sale Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer s general terms and conditions with regard to the purchase of Nexperia products by customer. No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. ll information provided in this document is subject to legal disclaimers. Nexperia B.V. 2017. ll rights reserved Product data sheet Rev. 7 1 May 2012 12 of 14

Export control This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities. Non-automotive qualified products Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia s warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia s specifications such use shall be solely at customer s own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia s standard warranty and Nexperia s product specifications. 17.4 Trademarks Notice: ll referenced brands, product names, service names and trademarks are the property of their respective owners. 18. Contact information For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com ll information provided in this document is subject to legal disclaimers. Nexperia B.V. 2017. ll rights reserved Product data sheet Rev. 7 1 May 2012 13 of 14

19. Contents 1 General description...................... 1 2 Features and benefits.................... 1 3 Ordering information..................... 1 4 Marking................................ 1 5 Functional diagram...................... 2 6 Pinning information...................... 2 6.1 Pinning............................... 2 6.2 Pin description......................... 3 7 Functional description................... 3 8 Limiting values.......................... 3 9 Recommended operating conditions........ 3 10 Static characteristics..................... 4 11 Dynamic characteristics.................. 4 12 Waveforms............................. 5 13 Test information......................... 6 14 Package outline......................... 7 15 bbreviations.......................... 11 16 Revision history........................ 11 17 Legal information....................... 12 17.1 Data sheet status...................... 12 17.2 Definitions............................ 12 17.3 Disclaimers........................... 12 17.4 Trademarks........................... 13 18 Contact information..................... 13 19 Contents.............................. 14 Nexperia B.V. 2017. ll rights reserved For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 01 May 2012