SLRS28 SEPTEMBER 1988 Quadruple Circuits Capable of Driving High-Capacitance Loads at High Speeds Output Supply Voltage Range From 5 V to 24 V Low Standby Power Dissipation V CC3 Supply Maximizes Output Source Voltage description The is a quadruple NAND interface circuit designed to drive power MOSFETs from TTL inputs. It provides the high current and voltage necessary to drive large capacitive loads at high speeds. The outputs can be switched very close to the V CC2 supply rail when V CC3 is about 3 V higher than V CC2. V CC3 can also be tied directly to V CC2 when the source voltage requirements are lower. The is characterized for operation from C to 7 C. logic symbol schematic (each driver) Input A Enable E1 Enable E2 To Other Drivers V CC2 1Y 1A 1E1 1E2 2A 2Y GND D OR N PACKAGE (TOP VIEW) 1 2 3 4 5 6 7 8 16 15 14 13 12 11 1 9 V CC1 4Y 4A 2E2 2E1 3A 3Y V CC3 VCC1 VCC3 VCC2 Output Y To Other Drivers logic diagram (positive logic) GND This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12 1E1 5 4 1E2 2E1 12 2E2 13 3 1A 2A 3A 6 11 2 7 1 1Y 2Y 3Y 4A 14 15 4Y PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright 1988, Texas Instruments Incorporated POST OFFICE BOX 65533 DALLAS, TEXAS 75265 3 1
SLRS28 SEPTEMBER 1988 absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage range of V CC1 (see Note 1).............................................5 V to 7 V Supply voltage range of V CC2.......................................................5 V to 25 V Supply voltage range of V CC3.......................................................5 V to 3 V Input voltage, V I.......................................................................... 5.5 V Peak output current, I I (t w < 1 ms, duty cycle < 5%)....................................... 5 ma Continuous total power dissipation..................................... See Dissipation Rating Table Operating free-air temperature range, T A.............................................. C to 7 C Storage temperature range, T stg.................................................. 65 C to 15 C Lead temperature 1,6 mm (1/16 inch) from case for 1 seconds............................... 26 C NOTE 1: Voltage values are with respect to network ground terminal. DISSIPATION RATING TABLE PACKAGE TA 25 C DERATING FACTOR POWER RATING ABOVE TA = 25 C TA = 7 C POWER RATING D 95 mw 7.6 mw/ C 68 mw N 115 mw 9.2 mw/ C 736 mw recommended operating conditions MIN NOM MAX UNIT Supply voltage, VCC1 4.75 5 5.25 V Supply voltage, VCC2 4.75 2 24 V Supply voltage, VCC3 VCC2 24 28 V Voltage difference between supply voltages: VCC3 VCC2 4 1 V High-level input voltage, VIH 2 V Low-level input voltage, VIL.8 V High-level output current, IOH 1 ma High-level output current, IOL 4 ma Operating free-air temperature, TA 7 C 3 2 POST OFFICE BOX 65533 DALLAS, TEXAS 75265
SLRS28 SEPTEMBER 1988 electrical characteristics over recommended ranges of V CC1, V CC2, V CC3, and operating free-air temperature (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT VIK Input clamp voltage II = 12 ma 1.5 V VOH VOL VF II IIH High-level output voltage Low-level output voltage Output clamp-diode forward voltage Input current at maximum input voltage High-level input current Any A Any E low-level Any A IIL input current Any E ICC1(H) ICC2(H) ICC3(H) ICC1(L) ICC2(L) ICC3(L) ICC2(H) ICC3(H) ICC2(S) ICC3(S) VCC1, all outputs high VCC3 = VCC2 + 3 V, VIL =.8 V, IOH = 1 µa VCC2.3 VCC2.1 VCC3 = VCC2 + 3 V, VIL =.8 V, IOH = 1 ma VCC2 1.3 VCC2.9 VCC3 = VCC2, VIL =.8 V, IOH = 5 µa VCC2 1 VCC2.7 VCC3 = VCC2, VIL =.8 V, IOH = 1 ma VCC2 2.5 VCC2 1.8 VIH = 2 V, IOL = 1 ma.15.3 VCC2 = 15 V to 28 V, VIH = 2 V, IOL = 4 ma.25.5 VI =, IF =2mA 15 1.5 V VI =55V 5.5 1 ma VI =24V 2.4 VI =4V.4 VCC1 = 5.25 V, VCC2 = 24 V, VCC3 = 28 V, VCC2, all outputs high All inputs at V, No load VCC3, all outputs high VCC1, all outputs low VCC1 = 5.25 V, VCC2 = 24 V, VCC3 = 28 V, VCC2, all outputs low All inputs at 5 V, No load VCC1, all outputs low VCC2, all outputs high VCC3, all outputs high VCC1 = 5.25 V, VCC2 = 24 V,, All inputs at V, No load VCC2, standby condition VCC1 =, VCC2 = 24 V,, All inputs at V, No load VCC3, standby condition 4 8 1 1.6 2 3.2 4 8 V V µa ma 2.2 22 25.25 ma 22 2.2 35 3.5 31 47 16 27 25.25 2 ma All typical values are at, VCC2 = 2 V,, and TA = 25 C except for VOH for which VCC2 and VCC3 are as stated under test conditions. switching characteristics, V CC1 = 5 V, V CC2 = 2 V, V CC3 = 24 V, T A = 25 C 5.5 25.25 PARAMETER TEST CONDITIONS MIN TYP MAX UNIT tdlh Delay time, low-to-high-level output 2 3 ns tdhl Delay time, high-to-low-level output 1 2 ns tplh Propagation delay time, low-to-high-level output CL = 2 pf 1 4 6 ns RD =24Ω Ω, tphl Propagation delay time, high-to-low-level output See Figure 1 1 3 5 ns ttlh Transition time, low-to-high-level output 2 3 ns tthl Transition time, high-to-low-level output 2 3 ns 5.5 ma ma POST OFFICE BOX 65533 DALLAS, TEXAS 75265 3 3
SLRS28 SEPTEMBER 1988 PARAMETER MEASUREMENT INFORMATION 5 V 24 V 2 V Input VCC1 VCC2 V CC3 Pulse Generator (see Note A) 2.4 V GND RD Output CL = 2 pf (see Note B) TEST CIRCUIT 1 ns 1 ns 9% 9% 3 V Input 1.5 V 1.5 V 1%.5 µs t PHL 1% V t DHL t PLH VCC2 2 V t THL t DLH t TLH VCC2 2 V VOH Output 2 V 2 V VOL VOLTAGE WAVEFORMS Figure 1. Test Circuit and Voltage Waveforms, Each Driver NOTES: A. The pulse generator has the following characteristics: PRR = 1 MHz, ZO 5 Ω. B. CL includes probe and jig capacitance. 3 4 POST OFFICE BOX 65533 DALLAS, TEXAS 75265
SLRS28 SEPTEMBER 1988 VOH V OH High-Level Output Voltage V ÁÁ VCC2.5 1 1.5 2 2.5 3.1 HIGH-LEVEL OUTPUT VOLTAGE HIGH-LEVEL OUTPUT CURRENT VCC2 = 2 V VI =.8 V.1 1 1 TYPICAL CHARACTERISTICS TA = 7 C TA = C IOH High-Level Output Current ma 1 VOH V OH High-Level Output Voltage V VCC2 ÁÁ.5 1 1.5 2 2.5 3.1 HIGH-LEVEL OUTPUT VOLTAGE HIGH-LEVEL OUTPUT CURRENT Figure 2 Figure 3 VCC2 = VCC3 = 2 V V1 =.8 V TA = C TA = 25 C TA = 7 C.1 1 1 1 IOH High-Level Output Current ma ÁÁVOL Low-Level Output Voltage V ÁÁ.5.4.3.2.1 LOW-LEVEL OUTPUT VOLTAGE LOW-LEVEL OUTPUT CURRENT VCC2 = 2 V VI = 2 V TA = 7 C TA = C 2 4 6 8 IOL Low-Level Output Current ma 1 V VO Output Voltage V O ÁÁ 24 2 16 12 8 4 VOLTAGE TRANSFER CHARACTERISTICS VCC2 = 2 V TA = 25 C No Load.5 1 1.5 2 VI Input Voltage V Figure 4 Figure 5 2.5 POST OFFICE BOX 65533 DALLAS, TEXAS 75265 3 5
SLRS28 SEPTEMBER 1988 TYPICAL CHARACTERISTICS PROPAGATION DELAY TIME LOW-TO-HIGH-LEVEL OUTPUT FREE-AIR TEMPERATURE PROPAGATION DELAY TIME HIGH-TO-LOW-LEVEL OUTPUT FREE-AIR TEMPERATURE 25 25 tplh Propagation Delay Time, t PLH Low-to-High-Level Output ns 225 2 175 15 125 1 75 5 VCC2 = 2 V RD = 24 Ω See Figure 1 CL = 4 pf CL = 2 pf CL = 1 pf CL = 2 pf t tplh PHL Propagation Delay Time, High-to-Low-Level Output ns 225 2 175 15 125 1 75 5 VCC1 = 5V VCC2 = 2V VCC3 = 24V RD = 24 Ω See Figure 1 CL = 4 pf CL = 2 pf CL = 1 pf CL = 2 pf 25 CL = 5 pf 1 2 3 4 5 6 7 8 25 CL = 5 pf 1 2 3 4 5 6 7 8 TA Free-Air Temperature C TA Free-Air Temperature C Figure 6 Figure 7 PROPAGATION DELAY TIME LOW-TO-HIIGH-LEVEL OUTPUT V CC2 SUPPLY VOLTAGE PROPAGATION DELAY TIME HIGH-TO-LOW-LEVEL OUTPUT V CC2 SUPPLY VOLTAGE t tplh Propagation Delay Time, Low-to-High-Level Output ns 25 225 2 175 15 125 1 75 5 25 VCC3 = VCC2+ 4 V RD = 24 Ω TA = 25 C See Figure 1 CL = 5 pf CL = 2 pf CL = 1 pf CL = 2 pf CL = 4 pf t tplh PHL Propagation Delay Time, High-to-Low-Level Output ns 25 225 2 175 15 125 1 75 5 25 VCC3 = VCC2+ 4 V RD = 24 Ω TA = 25 C See Figure 1 CL = 5 pf CL = 4 pf CL = 2 pf CL = 1 pf CL = 2 pf 5 1 15 2 25 VCC2 Supply Voltage V 5 1 15 2 25 VCC2 Supply Voltage V Figure 8 Figure 9 3 6 POST OFFICE BOX 65533 DALLAS, TEXAS 75265
SLRS28 SEPTEMBER 1988 t tplh Propagation Delay Time, Low-to-High-Level Output ns 25 225 2 175 15 125 1 75 5 25 PROPAGATION DELAY TIME LOW-TO-HIGH-LEVEL OUTPUT LOAD CAPACITANCE 1 2 3 CL Load Capacitance pf TYPICAL CHARACTERISTICS VCC2 = 2 V 225 VCC2 = 2 V TA = 25 C 2 TA = 25 C See Figure 1 See Figure 1 175 RD = 24 Ω RD = 24 Ω 15 RD = 1 Ω RD = 1 Ω 125 RD = RD = 1 4 t tplh PHL Propagation Delay Time, High-to-Low-Level Output ns 25 75 5 25 PROPAGATION DELAY TIME HIGH-TO-LOW-LEVEL OUTPUT LOAD CAPACITANCE Figure 1 Figure 11 1 2 3 4 CL Load Capacitance pf POWER DISSIPATION (ALL DRIVERS) FREQUENCY PT P D Power Dissipation mw 2 18 16 14 12 1 8 6 4 2 VCC2 = 2 V Input: 3-V Square Wave (5% duty cycle) TA = 25 C CL = 6 pf CL = 1 pf CL = 2 pf CL = 4 pf CL = 4 pf 1 2 4 7 1 2 4 1 f Frequency khz Figure 12 NOTE: For RD =, operation with CL > 2 pf violates absolute maximum current rating. POST OFFICE BOX 65533 DALLAS, TEXAS 75265 3 7
SLRS28 SEPTEMBER 1988 THERMAL INFORMATION power dissipation precautions Significant power may be dissipated in the driver when charging and discharging high-capacitance loads over a wide voltage range at high frequencies. Figure 12 shows the power dissipated in a typical as a function of frequency and load capacitance. Average power dissipated by this driver is derived from the equation P T(AV) = P DC(AV) + P C(AV) + P S(AV) where P DC(AV) is the steady-state power dissipation with the output high or low, P C(AV) is the power level during charging or discharging of the load capacitance, and P S(AV) is the power dissipation during switching between the low and high levels. None of these include energy transferred to the load and all are averaged over a full cycle. The power components per driver channel are PDC(AV) P H t H P L t L T t LH t HL P C(AV) CV 2 C f t H P S(AV) P LH t LH P HL t HL T T = 1/f t L Figure 13. Output Voltage Waveform where the times are as defined in Figure 15. 3 8 POST OFFICE BOX 65533 DALLAS, TEXAS 75265
SLRS28 SEPTEMBER 1988 THERMAL INFORMATION P L, P H, P LH, and P HL are the respective instantaneous levels of power dissipation, C is the load capacitance. V C is the voltage across the load capacitance during the charge cycle shown by the equation V C = V OH V OL P S(AV) may be ignored for power calculations at low frequencies. In the following power calculation, all four channels are operating under identical conditions: f =.2 MHz, V OH = 19.9 V and V OL =.15 V with V CC1 = 5 V, V CC2 = 2 V, V CC3 = 24 V, V C = 19.75 V, C = 1 pf, and the duty cycle = 6%. At.2 MHz for C L < 2 pf, P S(AV) is negligible and can be ignored. When the output voltage is low, I CC2 is negligible and can be ignored. On a per-channel basis using data sheet values, P *(5 DC(AV) V). 4mA. (2 V). 2.2 ma. (24 V). 2.2 ma.*(.6) 4 4 4 *(5 V). 31 ma. (2 V). ma. (24 V). 16 ma.*(.4) 4 4 4 P DC(AV) = 58.2 mw per channel Power during the charging time of the load capacitance is P C(AV) = (1 pf) (19.75 V) 2 (.2 MHz) = 78 mw per channel Total power for each driver is P T(AV) = 58.2 mw + 78 mw = 136.2 mw The total package power is P T(AV) = (136.2) (4) = 544.8 mw POST OFFICE BOX 65533 DALLAS, TEXAS 75265 3 9
SLRS28 SEPTEMBER 1988 APPLICATION INFORMATION driving power MOSFETs The drive requirements of power MOSFETs are much lower than comparable bipolar power transistors. The input impedance of a FET consists of a reverse biased PN junction that can be described as a large capacitance in parallel with a very high resistance. For this reason, the commonly used open-collector driver with a pullup resistor is not satisfactory for high-speed applications. In Figure 13(a), an IRF151 power MOSFET switching an inductive load is driven by an open-collector transistor driver with a 47-Ω pullup resistor. The input capacitance (C ISS ) specification for an IRF151 is 4 pf maximum. The resulting long turn-on time due to the product of input capacitance and the pullup resistor is shown in Figure 13(b). 48 V 5 V 7 6 4 8 TLC555 2 1 3 5 1/2 SN75447 (a) 47 Ω M IRF151 VOH V V VOl OL Gate Voltage V 4 3 2 ÁÁ1 ÁÁ ÁÁ.5 1 1.5 2 2.5 3 t Time µs (b) Figure 14. Power MOSFET Drive Using SN75447 A faster, more efficient drive circuit uses an active pull-up as well as an active pull-down output configuration, referred to as a totem-pole output. The driver provides the high-speed totem-pole drive desired in an application of this type, see Figure 14(a). The resulting faster switching speeds are shown in Figure 14(b). 48 V 5 V 7 6 4 8 TLC555 2 1 (a) 3 5 1/4 M IRF151 VOH V V VOl OL Gate Voltage V 4 3 2 ÁÁÁ1 ÁÁÁ ÁÁÁ.5 1 1.5 2 2.5 3 t Time µs (b) Figure 15. Power MOSFET Drive Using 3 1 POST OFFICE BOX 65533 DALLAS, TEXAS 75265
SLRS28 SEPTEMBER 1988 APPLICATION INFORMATION Power MOSFET drivers must be capable of supplying high peak currents to achieve fast switching speeds as shown by the equation I PK VC t r where C is the capacitive load, and t r is the desired rise time. V is the voltage that the capacitance is charged to. In the circuit shown in Figure 14(a), V is found by the equation V = V OH V OL Peak current required to maintain a rise time of 1 ns in the circuit of Figure 14(a) is I PK (3 )4(1 9 ) 1(19 ) 12 ma Circuit capacitance can be ignored because it is very small compared to the input capacitance of the IRF151. With a V CC of 5 V and assuming worst-case conditions, the gate drive voltage is 3 V. For applications in which the full voltage of V CC2 must be supplied to the MOSFET gate, V CC3 should be at least 3 V higher than V CC2. POST OFFICE BOX 65533 DALLAS, TEXAS 75265 3 11
3 12 POST OFFICE BOX 65533 DALLAS, TEXAS 75265
IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ( CRITICAL APPLICATIONS ). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER S RISK. In order to minimize risks associated with the customer s applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI s publication of information regarding any third party s products or services does not constitute TI s approval, warranty or endorsement thereof. Copyright 1998, Texas Instruments Incorporated