Cascomp BJT Amplifier vs. Traditional Configurations

Similar documents
The digital copy of this thesis is protected by the Copyright Act 1994 (New Zealand).

Improving Amplifier Voltage Gain

Index. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10

CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN

Lecture 17 - Microwave Mixers

Michael F. Toner, et. al.. "Distortion Measurement." Copyright 2000 CRC Press LLC. <

Chapter 11. Differential Amplifier Circuits

Expanded Answer: Transistor Amplifier Problem in January/February 2008 Morseman Column

5.25Chapter V Problem Set

A High Gain and Improved Linearity 5.7GHz CMOS LNA with Inductive Source Degeneration Topology

Current Mirrors. Basic BJT Current Mirror. Current mirrors are basic building blocks of analog design. Figure shows the basic NPN current mirror.

Highly linear common-gate mixer employing intrinsic second and third order distortion cancellation

High Frequency VCO Design and Schematics

(a) BJT-OPERATING MODES & CONFIGURATIONS

SAMPLE FINAL EXAMINATION FALL TERM

ISSCC 2001 / SESSION 23 / ANALOG TECHNIQUES / 23.2

Technical Article A DIRECT QUADRATURE MODULATOR IC FOR 0.9 TO 2.5 GHZ WIRELESS SYSTEMS

EE301 Electronics I , Fall

Mini Project 3 Multi-Transistor Amplifiers. ELEC 301 University of British Columbia

Basic distortion definitions

Unit WorkBook 4 Level 4 ENG U19 Electrical and Electronic Principles LO4 Digital & Analogue Electronics 2018 Unicourse Ltd. All Rights Reserved.

10. SINGLE-SUPPLY PUSH-PULL AMPLIFIER

Midterm 2 Exam. Max: 90 Points

2005 IEEE. Reprinted with permission.

Bipolar Junction Transistors (BJTs) Overview

ESE 319 MT Review

FET, BJT, OpAmp Guide

760 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 37, NO. 6, JUNE A 0.8-dB NF ESD-Protected 9-mW CMOS LNA Operating at 1.23 GHz

Optimization of an OTA Based Sine Waveshaper

Carleton University ELEC Lab 1. L2 Friday 2:30 P.M. Student Number: Operation of a BJT. Author: Adam Heffernan

Nonlinear Macromodeling of Amplifiers and Applications to Filter Design.

THE LINEARIZATION TECHNIQUE FOR MULTICHANNEL WIRELESS SYSTEMS WITH THE INJECTION OF THE SECOND HARMONICS

InGaP HBT MMIC Development

THE rapid growth of portable wireless communication

EE301 Electronics I , Fall

444 Index. F Fermi potential, 146 FGMOS transistor, 20 23, 57, 83, 84, 98, 205, 208, 213, 215, 216, 241, 242, 251, 280, 311, 318, 332, 354, 407

1 of 7 12/20/ :04 PM

Chapter 13 Oscillators and Data Converters

A Novel Continuous-Time Common-Mode Feedback for Low-Voltage Switched-OPAMP

LINEAR INTEGRATED SYSTEMS, INC.

BJT Differential Amplifiers

55:041 Electronic Circuits The University of Iowa Fall Exam 3. Question 1 Unless stated otherwise, each question below is 1 point.

Chapter 6. BJT Amplifiers

DISTORTION analysis has gained renewed interest because

KH103 Fast Settling, High Current Wideband Op Amp

LINEARITY IMPROVEMENT OF CASCODE CMOS LNA USING A DIODE CONNECTED NMOS TRANSISTOR WITH A PARALLEL RC CIRCUIT

Designing an Audio Amplifier Using a Class B Push-Pull Output Stage

Nonlinear Macromodeling of Amplifiers and Applications to Filter Design.

Transconductance Amplifier Structures With Very Small Transconductances: A Comparative Design Approach

Gechstudentszone.wordpress.com

BJT Circuits (MCQs of Moderate Complexity)

A 100MHz CMOS wideband IF amplifier

Designing a 960 MHz CMOS LNA and Mixer using ADS. EE 5390 RFIC Design Michelle Montoya Alfredo Perez. April 15, 2004

Experiment 8 Frequency Response

ECEN 474/704 Lab 6: Differential Pairs

A Novel Frequency-Independent Third-Order Intermodulation Distortion Cancellation Technique for BJT Amplifiers

Technology Overview. MM-Wave SiGe IC Design

Inter-Ing INTERDISCIPLINARITY IN ENGINEERING SCIENTIFIC INTERNATIONAL CONFERENCE, TG. MUREŞ ROMÂNIA, November 2007.

Minimizing Distortion in Operational Transconductance Amplifiers

UNIT 4 BIASING AND STABILIZATION

2.Circuits Design 2.1 Proposed balun LNA topology

A 7-GHz 1.8-dB NF CMOS Low-Noise Amplifier

ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS

A Termination Insensitive Amplifier for Bidirectional Transceivers

PROJECT ON MIXED SIGNAL VLSI

High Frequency Amplifiers

EEE225: Analogue and Digital Electronics

Document Name: Electronic Circuits Lab. Facebook: Twitter:

THE TREND toward implementing systems with low

Physics of Bipolar Transistor

CHAPTER 3 CMOS LOW NOISE AMPLIFIERS

Wideband highly linear gain

6.976 High Speed Communication Circuits and Systems Lecture 8 Noise Figure, Impact of Amplifier Nonlinearities

Preface... Chapter 2. Amplifiers... 25

1-13GHz Wideband LNA utilizing a Transformer as a Compact Inter-stage Network in 65nm CMOS

Electronics II (02 SE048) Lab Experiment 1 (option A): BJT Differential Amplifiers

PHY405F 2009 EXPERIMENT 6 SIMPLE TRANSISTOR CIRCUITS

Voltage Feedback Op Amp (VF-OpAmp)

The Miller Approximation. CE Frequency Response. The exact analysis is worked out on pp of H&S.

Outline. Noise and Distortion. Noise basics Component and system noise Distortion INF4420. Jørgen Andreas Michaelsen Spring / 45 2 / 45

Analogue Electronic Systems

QUESTION BANK for Analog Electronics 4EC111 *

EXPERIMENT 12: SIMULATION STUDY OF DIFFERENT BIASING CIRCUITS USING NPN BJT

Application Note 1285

A Volterra Series Approach for the Design of Low-Voltage CG-CS Active Baluns

Chapter 8. Field Effect Transistor

Experiment No. 9 DESIGN AND CHARACTERISTICS OF COMMON BASE AND COMMON COLLECTOR AMPLIFIERS

LOGARITHMIC PROCESSING APPLIED TO NETWORK POWER MONITORING

Application Note 5057

Mini Project 2 Single Transistor Amplifiers. ELEC 301 University of British Columbia

Design of a Low Power 5GHz CMOS Radio Frequency Low Noise Amplifier Rakshith Venkatesh

DEVICE DISPERSION AND INTERMODULATION IN HEMTs

Single-Stage Integrated- Circuit Amplifiers

I1 19u 5V R11 1MEG IDC Q7 Q2N3904 Q2N3904. Figure 3.1 A scaled down 741 op amp used in this lab

4-Bit Ka Band SiGe BiCMOS Digital Step Attenuator

A Switched-Capacitor Band-Pass Biquad Filter Using a Simple Quasi-unity Gain Amplifier

Page 1 of 7. Power_AmpFal17 11/7/ :14

Chapter 3 Bipolar Junction Transistors (BJT)

Design technique of broadband CMOS LNA for DC 11 GHz SDR

Low noise amplifier, principles

Transcription:

Cascomp BJT Amplifier vs. Traditional Configurations Harrisson Jull, Toby Balsom, and Jonathan Scott University of Waikato School of Science and Engineering harrisson.j@hotmail.co.nz Abstract: Keywords: All transistor circuits introduce distortion. In Radio Frequency (RF) circuits, the third-order distortion components are the most important. The quest for more linear circuits has become more important with complex-modulation as used in modern cellular phone systems. Quinn s Cascomp Amplifier, first reported in the 1970s, promises ideal linearity and can deliver close to that promise. We review the theory and address the question of why the Cascomp has not replaced other configurations in amplifiers where low distortion is important. Calculations are supported by measurements. A new, alternative variant of the Cascomp topology is introduced and compared with the existing configuration. We assert that the improved linearity comes at such a price in gain that it does not make sense to use the configuration in broadband RF circuits. Cascomp, Compensation, Error-correction, Feed-forward, Intermodulation distortion, Linearity, Transconductance amplifiers. 1 INTRODUCTION The collector current of a Bipolar Junction Transistor (BJT) obeys the well-known nonlinear equation (1) When a signal is imposed on the base-emitter junction, a nonlinear function of that signal appears in the collector. This results in distortion of the signal. For example, when the input signal is a sinewave, the collector current contains both the original sinewave and its harmonics, and we say that the amplified signal contains harmonic distortion [1]. Of more interest to communications engineers is the distortion that arises when the input signal consists of multiple sinewaves. In the case of two sinewave inputs, some algebra shows that the output signal will contain signals at various frequency components as depicted in Figure 1 [1]. The tones whose frequencies lie nearby to the two input frequencies, f 1 and f 2, are the ones considered most objectionable because they cannot easily be filtered out. It is common to measure the extent of the distortion introduced by an amplifier with a measure such as Third-order Intermodulation Distortion ( IM3 ) or Third-order Intercept (TOI) [1]. There has been considerable effort spent in recent decades to find a configuration of transistors that produces less distortion. The Differential Pair (DP), shown in Figure 2(b), has a tanh transfer function not an exponential one. This is claimed to be more linear than the traditional Common-Emitter (CE) amplifier, shown in Figure 2(a). Tanh is symmetrical, so it yields no second-order components, and thus produces much lower harmonic distortion figures. However, it offers less advantage if one is interested only in the IM3 figure. R1 CIN R2 (a) CE COUT IM (b) COUT CCC Input carriers VB VB Power f1 f2 2f1-f2 2f2-f1 f1+f2 2f1+f2 2f2+f1 IE RM RM f2-f1 3f1-2f2 3f2-2f1 Frequency Figure 1. Components involved in harmonic and intermodulation distortion (IMD) from two input tones. 2f1 2f2 3f1 3f2 IM Figure 2. (a) Common-emitter, (b) Differential pair and (c) Cascomp configurations discussed in this paper. (c)

2 COMPARISON OF DP AND CE CONFIGURATIONS To compare the DP to the CE configuration, we consider a two-tone test applied to each amplifier. In each case, we will consider the input peak voltage at the base of the transistors and the output peak current taken at the collector. The measurements were taken this way because, at small signal, the resistance seen by the collector and the voltage supply have no effect on the output current, and thus our comparison is independent of these. Collector bias currents of the CE and DP amplifiers are set at 5 ma. The Values of and are set low enough to mitigate the effects of variations on the quiescent collector current. The value of was set low enough that compression did not occur until higher voltages. This was done because the TOI is determined when the output is a linear function of the input. Increasing the value of means that compression occurs earlier and the TOI may need to be acquired at lower input voltages. Figure 7 and the upper half of Table 2 present a comparison between the CE and DP circuits with respect to gain ( ) and TOI. Simple theory predicts that the gain of the CE will be 192 ms and the (single-ended) gain of the DP half that compared to the CE or 96 ms. The theory does not allow for parasitic resistance in the BJT nor Early effect or β variations, and so yields slightly optimistic numbers compared with the simulations and measurements. Intersil s CA3083 transistor-array chip was used after carefully determining the SPICE parameters using an Agilent E5270B. Simulation and measurement agree well. The SPICE parameters are shown in Table 1. Table 1. Extracted SPICE parameters for the transistors in intersil s CA3083. IS (Saturation current) 9.6E-15 A NF (Forward ideality factor) 1.004 NR (Reverse ideality factor) 1.012 VAF (Forward Early voltage) 54 V VAR (Reverse Early voltage) 6 V BF (Forward β) 224 BR (Reverse β) 25 (Terminal emitter resistance) 1.2 Ω With equivalent collector quiescent currents, the DP has ~6 db less gain than the CE, and 1.4-1.7 db worse IIP3. The DP also has lower fifth-order and seventh-order intermodulation products than the CE. If the user is interested in THD there is an improvement, but if TOI is the measure, the DP performs worse in both ways. To summarise, the DP reduces even order nonlinearities and THD in the output, but has slightly worse TOI with half the. For this reason more elegant circuits were designed using feed-forward and feed-back techniques [3] to cancel nonlinearities. One circuit of particular interest is the Cascomp feed-forward amplifier [4]-[6]. 3 QUINN S CASCOMP AMPLIFIER The Cascomp feed-forward amplifier is shown in theoretical form in Figure 3. The Cascomp configuration used in this paper is shown in Figure 2(c). The source impedance ( in Figure 3) of the input voltage source is not shown in the circuits in Figure 2, but is implicit to the voltage inputs applied to these circuits. (Figure 3) is used to compensate for the beta dependant gain caused by. It is not included in Figure 2(c) because it adds complexity to the circuit and is not essential to our analysis. The π configuration of the circuitry below the emitters of the main differential pair in Figure 3 performs exactly as the T configuration at the same nodes in Figure 2(c). The Cascomp amplifier uses the cascoding stage of the main amplifier to replicate the nonlinearities produced by not being equal to zero. The error amplifier, ideally represented in Figure 3 but appearing as the inner DP in Figure 2(c), then senses the replicated voltage and adds a copy of this to the output of the cascaded DP. This ideally perfectly cancels the distortion in signal at the output. For a more thorough explanation of this profound process the reader is referred to the references cited! Figure 3. Patrick Quinn s Cascomp feed-forward error correction amplifier. Nonlinear cancellation occurs in the Cascomp when the transconductance of the error amplifier,, where is the emitter degeneration resistance of the main DP. In Quinn s implementation, the value of is suggested to be half that of. This is because if is too low the DP error amplifier causes spurious nonlinearity through its own tanh characteristic. When is too large, the base currents drawn by the inputs of the error correction amplifier become so large that the current in the transistors of the main DP are no longer the same as the currents in the cascading devices [5]. In Figure 3, the collector currents of Q1 and Q3 would no longer be the same.

3.1 Cascomp Considerations When designing a Cascomp amplifier many values need to be determined to ensure perfect cancellation. Taking into consideration the conditions for compensation, and after some algebra, the transconductance of a singleended output of the Cascomp becomes (2) It is most common to use a degenerated differential pair as the error amplifier. Assuming and satisfying the condition, where is the degeneration resistor in the error amplifier. It is impossible to obtain more than a certain gain for a given value of tail current, because the required value of would be less than zero. In practice, Quinn's theory requires to have a value of at least, severely limiting the achievable overall. Refer to Figure 4 for a visual representation of this limit. (3) Also note that the Cascomp requires sufficient degeneration to produce significant compensation (cancellation of distortion products). This null occurs when for the currents used in this paper. A value of 33 Ω was used to produce a close to the maximum attainable, while ensuring a high level of compensation. This also meant that the null would be present with shifts due to component tolerances. 4 COMPARISON OF THE CASCOMP AGAINST CE AND DP To compare the Cascomp with the CE and DP we consider the same two-tone test in section 2. Table 2 and Figure 7 show the comparison between the Cascomp (single-ended), CE and DP circuits with respect to gain ( ) and TOI. Theory (Equation 2) predicts that the gain of the Cascomp will be. Simulation and measurement agree well with theory. With equivalent collector quiescent currents, the Cascomp has 14 db less gain than the DP, and 20 db less than the CE. There is vast improvement in TOI over both the CE and DP. The TOI of the Cascomp was taken at an output current of -131 dba. This was the lowest point measurable owing to the limits of dynamic range in the spectrum analyser. Whilst this is not a perfect indication of the true TOI, the values show dramatic improvement over the CE and DP. There is an improvement in IIP3 of over 38 db compared to the CE and DP. Figure 7 shows the slope of the third-order product as 110 db/dec instead of the typical 60 db/dec. This is due to the fifth-order intermodulation product s contribution to the third s coefficient. To summarise, the Cascomp reduces Intermodulation Distortion (IMD) and increases the TOI. The downfall of the Cascomp is that the degeneration needed for compensation reduces the gain ( ) to a tenth of the gain possessed by the CE and a fifth the gain of the DP. 5 ALTERBATIVE CASCOMP CONFIGURATIONS Figure 4. This plot shows the value of required to achieve a given transconductance in the overall amplifier for various ratios of the two tail currents when I M =20 ma ( ), I M =10 ma ( ), I M =5 ma ( ). Cascomp transconductance ( ). Using this relationship, suitable resistor values were chosen. Simulation and measurement showed that the actual value needed for the degeneration resistors in the error amplifier was slightly lower than the theoretical value. This is attributed to the transistor s terminal resistance in the emitter leads, as well as added resistances from connections in both tail circuits. Finite beta and early effects also contribute to the deviation from theory. According to Equation 3 there are multiple points where compensation (distortion nulling) occurs for different tail currents in the error amplifier. This theory holds true only when there is sufficient degeneration in the error amplifier that it approximates the ideal of Quinn s theory. When there is low degeneration, the null formed by compensation does not exist, because the error amplifier contributes its own distortion. This circumstance is not taken into account by the original theory. Simulation and optimisation have shown that there are a range of currents that have compensation at two resistance values. One of these values is the value predicted by Quinn s theory (Equation 3). The second value is the point where the distortion contribution of the error amplifier itself is taken into account, and it corresponds to a higher tail current value. This increased current also means an increase in the Cascomp s gain. It is possible to think of this second cancellation point as the place where the distortion of the error amplifier is additionally pitted against the nonlinearity of the main amplifier.

To compare these two points simulation was done to find the point at which compensation occurs when there is no degeneration in the error amplifier. This point would bring added gain to the Cascomp which it severely needs. The main amplifier used in the previous sections was kept constant with only the error amplifier being altered. The input voltage was kept at a constant 0.02 V (-34 dbv). Figure 5 and Figure 6 display the third-order intermodulation distortion and fundamental gain when the error amplifier is so modified. The inverted spikes in Figure 5 are due to large simulation steps. In section 3 it was explained why the current should be half that of the main amplifier. Because of the increase in current the output current will be influenced by the base currents from the error amplifier. This effect can be cancelled by a combination of various techniques including of scaling transistors [7]. Table 2. Third-order intercept and transconductance. Values given are rounded to three significant figures. Common-emitter IIP3 (dbv) Gm (ms) Simulated -15.4 147 Measured -14.8 146 Differential pair Simulated -16.8 76.5 Measured -16.1 74.3 Cascomp Simulated >22.7 15.3 Measured >23.3 15.2 Alternative Cascomp Simulated >19.3 30.7 Figure 5. Output level of the Cascomp s third-order intermodulation product as a function of the error amplifiers tail current and degeneration resistance. Figure 7. Output level as a function of input level for fundamental and third-order products for CE, DP and Cascomp amplifiers with similar device operating points. Simulation ( ), symbols are measured data. CE fundamental ( ), CE third-order product ( ), DP fundamental ( ), DP third-order product ( ), Cascomp fundamental (+) and Cascomp third-order product (x). Figure 6. Output level of the Cascomp s carrier as a function of the error amplifiers tail current and degeneration resistance. The theoretical point from the previous sections occurred when with a 17.6 Ω degeneration resistor. The point where no degeneration was needed occurred when. This produced a ~6 db increase in gain and a ~3 db decrease in TOI compared with the traditional Cascomp. Figure 7 and Table 2 compare the new design with the previously mentioned amplifiers. 6 ALISATION IN HBT Although the Cascomp amplifier allows for significant improvement in TOI compared to other topologies, the gain-bandwidth product of the amplifier is much smaller. The compensation trades off gain for linearity at such a rate that the gain is smaller than the CE and DP. In terms of bandwidth, the first pole of the Cascomp is inherently diminished, compared with the other topologies. If all circuits were moved to a RF Heterojunction Bipolar

Transistor (HBT) technology, we would expect a higher overall gain-bandwidth product, but comparably the Cascomp would still be less effective compared to other topologies. If the Cascomp was to be realised to compete in the RF amplifier market, where linearity and gainbandwidth are important, we cannot say that we expect it to perform better. 7 CONCLUSIONS The CE outperforms the DP in gain and TOI but not in THD, Signal to Noise and Distortion (SINAD) ratio and Spurious-Free Dynamic Range (SFDR). If the output signal is filtered, leaving only the carriers with the intermodulation products closest to them, then the CE is superior to the DP. The Cascomp dominated the CE and DP in TOI, THD, SINAD and SFDR, even when the calculated TOI was extremely underestimated. With the revelation of a secondary compensation point with no degeneration in the error amplifier, an alternative topology was created for the Cascomp. The new topology offers an increase in gain for a small decrease in TOI. This is a new result that has not appeared before in the open literature. 8 FENCES [1] Sansen, W, Distortion in elementary transistor circuits, IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process, vol. 46, no. 3, pp. 315-325, Mar, 1999. [2] D. A. Neaman, Basic BJT amplifiers, in Microelectronic Circuit Analysis and Design, 3 rd ed., New York, NY: McGraw-Hill Companies, Inc., 2007, ch. 6, sec. 6.2.1, pp. 375-376. [3] J. Vanderkooy and S. P. Lipshitz, Feedforward error correction in power amplifiers, in J. of the Audio Engineering Society., vol. 28, no. 1/2 pp. 1-16, Jan/Feb, 1980. [4] P. A. Quinn, Feed-forward amplifier, U.S. Patent 4 146 844, Mar, 27, 1979. [5] P. A. Quinn, A cascode amplifier nonlinearity correction technique, in IEEE Int. Solid-State Circuits Conference., New York, NY, 1981, pp. 188-272. [6] S. Simpkins and W. Gross, Cascomp feedforward error correction in high speed amplifier design, in IEEE J. Solid-State Circuits Conference., vol. sc-18, no. 6 pp. 762-764, Dec, 1983. [7] K. G. Schlotzhauer et al., Cascode feed-forward amplifier, U.S. Patent 4 322 688, Mar, 30, 1982. The gain-bandwidth product of the Cascomp is smaller than the CE and DP. The bandwidth of the Cascomp is inherently diminished due to a larger time constant through its signal path. If all circuits were moved to an RF HBT technology, we would expect a higher overall gain-bandwidth product, but the Cascomp will still be less effective than the other topologies, and is likely to have insufficient gain to allow broadbanding.