VDD. (12) Patent Application Publication (10) Pub. No.: US 2004/ A1. (19) United States. I Data. (76) Inventors: Wen-Cheng Yen, Taichung (TW);

Similar documents
(12) Patent Application Publication (10) Pub. No.: US 2004/ A1

(12) Patent Application Publication (10) Pub. No.: US 2006/ A1

M3 d. (12) United States Patent US 7,317,435 B2. Jan. 8, (45) Date of Patent: (10) Patent No.: (75) Inventor: Wei-Chieh Hsueh, Tainan (TW) T GND

(12) Patent Application Publication (10) Pub. No.: US 2011/ A1

(12) United States Patent (10) Patent No.: US 9,449,544 B2

(12) Patent Application Publication (10) Pub. No.: US 2011/ A1

(12) Patent Application Publication (10) Pub. No.: US 2006/ A1. Luo et al. (43) Pub. Date: Jun. 8, 2006

(12) Patent Application Publication (10) Pub. No.: US 2007/ A1

(12) Patent Application Publication (10) Pub. No.: US 2012/ A1. Muza (43) Pub. Date: Sep. 6, 2012 HIGH IMPEDANCE BASING NETWORK (57) ABSTRACT

(12) United States Patent (10) Patent No.: US 6,337,722 B1

(12) Patent Application Publication (10) Pub. No.: US 2010/ A1

Si,"Sir, sculptor. Sinitialising:

(12) Patent Application Publication (10) Pub. No.: US 2011/ A1

(12) Patent Application Publication (10) Pub. No.: US 2006/ A1

rectifying smoothing circuit

(12) Patent Application Publication (10) Pub. No.: US 2003/ A1

part data signal (12) United States Patent control 33 er m - sm is US 7,119,773 B2

(12) Patent Application Publication (10) Pub. No.: US 2003/ A1

(12) United States Patent

(12) Patent Application Publication (10) Pub. No.: US 2003/ A1

202 19' 19 19' (12) United States Patent 202' US 7,050,043 B2. Huang et al. May 23, (45) Date of Patent: (10) Patent No.

us/ (12) Patent Application Publication (10) Pub. No.: US 2008/ A1 (19) United States / 112 / 108 Frederick et al. (43) Pub. Date: Feb.

-d b. (12) Patent Application Publication (10) Pub. No.: US 2012/ A1. (19) United States. VsCAN. (43) Pub. Date: Oct.

United States Patent (19) Schnetzka et al.

(12) Patent Application Publication (10) Pub. No.: US 2007/ A1

(12) Patent Application Publication (10) Pub. No.: US 2011/ A1

(12) Patent Application Publication (10) Pub. No.: US 2005/ A1

(12) United States Patent

(12) Patent Application Publication (10) Pub. No.: US 2011/ A1

(12) United States Patent (10) Patent No.: US 6,815,941 B2. Butler (45) Date of Patent: Nov. 9, 2004

United States Patent (19) Nilssen

(12) United States Patent

(12) Patent Application Publication (10) Pub. No.: US 2015/ A1

USOO A United States Patent (19) 11 Patent Number: 5,534,804 Woo (45) Date of Patent: Jul. 9, 1996

R GBWRG B w Bwr G B wird

(12) Patent Application Publication (10) Pub. No.: US 2003/ A1

(12) Patent Application Publication (10) Pub. No.: US 2015/ A1

(12) Patent Application Publication (10) Pub. No.: US 2003/ A1

A///X 2. N N-14. NetNNNNNNN N. / Et EY / E \ \ (12) Patent Application Publication (10) Pub. No.: US 2007/ A1. (19) United States

(12) United States Patent (10) Patent No.: US 8,080,983 B2

(12) Patent Application Publication (10) Pub. No.: US 2015/ A1

(12) Patent Application Publication (10) Pub. No.: US 2006/ A1

(12) United States Patent (10) Patent No.: US 6,614,995 B2

(12) Patent Application Publication (10) Pub. No.: US 2003/ A1

(12) United States Patent (10) Patent No.: US 7,577,002 B2. Yang (45) Date of Patent: *Aug. 18, 2009

(12) Patent Application Publication (10) Pub. No.: US 2007/ A1

United States Patent (19) 11) Patent Number: 5,621,555 Park (45) Date of Patent: Apr. 15, 1997 LLP 57)

United States Patent (19) Onuki et al.

Y 6a W SES. (12) Patent Application Publication (10) Pub. No.: US 2005/ A1. (19) United States. Belinda et al. (43) Pub. Date: Nov.

(12) United States Patent (10) Patent No.: US 6,765,374 B1

United States Patent (19) Ohta

(12) Patent Application Publication (10) Pub. No.: US 2007/ A1

(12) United States Patent

in-s-he Gua (12) United States Patent (10) Patent No.: US 6,388,499 B1 (45) Date of Patent: May 14, 2002 Vddint : SFF LSOUT Tien et al.

(12) Patent Application Publication (10) Pub. No.: US 2017/ A1

3.1 vs. (12) Patent Application Publication (10) Pub. No.: US 2002/ A1. (19) United States FB2 D ME VSS VOLIAGE REFER

73 Assignee: Dialight Corporation, Manasquan, N.J. 21 Appl. No.: 09/144, Filed: Aug. 31, 1998 (51) Int. Cl... G05F /158; 315/307

(12) Patent Application Publication (10) Pub. No.: US 2017/ A1

(12) Patent Application Publication (10) Pub. No.: US 2007/ A1

(12) Patent Application Publication (10) Pub. No.: US 2005/ A1. Yang et al. (43) Pub. Date: Jan. 13, 2005

(12) Patent Application Publication (10) Pub. No.: US 2011/ A1

HHHHHH. United States Patent (19) 11 Patent Number: 5,079,455. McCafferty et al. tor to provide a negative feedback path for charging the

(12) Patent Application Publication (10) Pub. No.: US 2015/ A1

United States Patent (19) [11] Patent Number: 5,746,354

(12) United States Patent (10) Patent No.: US 6,593,696 B2

(12) Patent Application Publication (10) Pub. No.: US 2002/ A1

(12) Patent Application Publication (10) Pub. No.: US 2002/ A1

(12) Patent Application Publication (10) Pub. No.: US 2009/ A1

United States Patent (19)

(12) United States Patent (10) Patent No.: US 6,217,246 B1

(12) Patent Application Publication (10) Pub. No.: US 2017/ A1

(12) United States Patent

New Pixel Circuits for Driving Organic Light Emitting Diodes Using Low-Temperature Polycrystalline Silicon Thin Film Transistors

(12) United States Patent (10) Patent No.: US 6,774,758 B2

(12) United States Patent

(12) Patent Application Publication (10) Pub. No.: US 2004/ A1

(12) United States Patent

(12) Patent Application Publication (10) Pub. No.: US 2009/ A1

(12) Patent Application Publication (10) Pub. No.: US 2001/ A1

(10) Patent No.: US 7, B2

(12) Patent Application Publication (10) Pub. No.: US 2013/ A1

III. Main N101 ( Y-104. (10) Patent No.: US 7,142,997 B1. (45) Date of Patent: Nov. 28, Supply. Capacitors B

(12) United States Patent (10) Patent No.: US 6,948,658 B2

(12) Patent Application Publication (10) Pub. No.: US 2015/ A1

(12) United States Patent (10) Patent No.: US 8,836,894 B2. Gu et al. (45) Date of Patent: Sep. 16, 2014 DISPLAY DEVICE GO2F I/3.3.3 (2006.

(12) Patent Application Publication (10) Pub. No.: US 2015/ A1

(12) United States Patent

(12) Patent Application Publication (10) Pub. No.: US 2009/ A1. Yoshizawa et al. (43) Pub. Date: Mar. 5, 2009

(12) Patent Application Publication (10) Pub. No.: US 2006/ A1

United States Patent (19) 11) 4,163,947

(12) United States Patent (10) Patent No.: US 6,436,044 B1

(12) Patent Application Publication (10) Pub. No.: US 2004/ A1

United States Patent (19) Wrathal

United States Patent (19) Harnden

United States Patent (19)

(12) United States Patent

us Al (19) United States (12) Patent Application Publication Li et al. (10) Pub. No.: US 2004/ Al (43) Pub. Date: Aug.

Publication number: A2. Int. CI.5: H01 L 29/ Meadowridge Drive Garland, Texas 75044(US)

(12) Patent Application Publication (10) Pub. No.: US 2002/ A1

(12) United States Patent (10) Patent No.: US 6,597,159 B2

Transcription:

(19) United States US 2004O150593A1 (12) Patent Application Publication (10) Pub. No.: US 2004/0150593 A1 Yen et al. (43) Pub. Date: Aug. 5, 2004 (54) ACTIVE MATRIX LED DISPLAY DRIVING CIRCUIT (76) Inventors: Wen-Cheng Yen, Taichung (TW); Yu-Tong Lin, Taichung (TW) Correspondence Address: RABIN & Berdo, PC 1101 14TH STREET, NW SUTE 500 WASHINGTON, DC 20005 (US) (21) Appl. No.: 10/355,153 (22) Filed: Jan. 31, 2003 Publication Classification (51) Int. Cl.... G09G 3/32 I Data (52) U.S. Cl.... 345/82 (57) ABSTRACT An active matrix LED display driving circuit. The circuit comprises a first transistor having a drain, a Source coupled to receive a data Signal and a gate coupled to receive a Scan Signal and, a Second transistor having a drain, a Source coupled to receive the data Signal and a gate coupled to receive the Scan Signal, a third transistor having a Source, a drain coupled to the drain of the Second transistor and a gate coupled to the drain of the first transistor, a fourth transistor having a drain coupled to receive a first voltage, and a gate coupled to receive the Scan signal and a Source coupled to the drain of the Second transistor, a light emitting diode having an anode coupled to the Source of the third transistor and a cathode coupled to receive a Second Voltage, and a capacitor coupled between the gate and Source of the third transistor.

Patent Application Publication Aug. 5, 2004 Sheet 1 of 3 US 2004/0150593 A1 I Data IData V.ctrl Vselect FIG. 2 (PRIOR ART)

Patent Application Publication Aug. 5, 2004 Sheet 2 of 3 US 2004/0150593 A1 IData Vselect FIG. 4

Patent Application Publication Aug. 5, 2004 Sheet 3 of 3 IData US 2004/0150593 A1 FIG. 5

US 2004/O150593 A1 Aug. 5, 2004 ACTIVE MATRIX LED DISPLAY DRIVING CIRCUIT BACKGROUND OF THE INVENTION 0001) 1. Field of the Invention 0002 The present invention relates to an active matrix LED display driving circuit and particularly to an organic light emitting diode (OLED) display driving circuit having a simple circuit Structure, Small circuit area and low power consumption as well as providing a high contrast ratio. 0003 2. Description of the Prior Art 0004 FIG. 1 is a diagram showing a conventional active matrix OLED driving circuit. In each pixel, there are four N-type transistors 11-14, an OLED 15 and a capacitor 16. The transistor 11 has a drain coupled to receive a data Signal IData, and a gate coupled to receive a Scan signal Velse. The transistor 12 has a drain coupled to receive the data Signal IData, and a gate coupled to receive the Scan signal Veles. The transistor 13 has a drain coupled to the source of the transistor 12, and a gate coupled to the Source of the transistor 11. The transistor 14 has a drain and gate com monly coupled to receive a power Supply Voltage, and a Source coupled to the Source of the transistor 12. The OLED 15 has an anode coupled to the source of the transistor 13 and a cathode coupled to the ground. The capacitor 16 is coupled between the drain of the transistor 14 and the gate of the transistor 13. Since all the transistors 11-14 are N-type transistors, they can be amorphous Si thin-film transistors (a-si TFTs). 0005 The capacitor 16 is mainly used for charge storage. During a Scan period, the transistors 11 and 12 are turned on by the Scan Signal Velse. So that the data Signal IData drives a current through the transistor 13 and charging the capacitor 16. At the end of the scan period, the transistors 11 and 12 are turned off by the Scan signal V. So that the current driven by the data Signal It is cut off. The Voltage established by the charges on the capacitor 16 Succeeds the data Signal I to drive the same current through the transistor 13 until the beginning of the next Scan period. 0006 The previously described driving circuit has a relatively narrow range of the current through the transistor 13. If a larger data Signal It is used in order to raise the brightness of the OLED 15, the gate-to-source voltage of the transistor 14 will be increased. The drain-to-source Voltage of the transistor 13 will decrease as the transistor 14 increases. Accordingly, the transistor 13 will operate in the linear region rather than Saturation region if the data Signal It is large enough. This adversely pulls down the current through the transistor 13 to drive the OLED 15. If a higher voltage is used for a higher brightness, the transistor 14 in each dark pixel will be mistakenly turned on beyond the Scan period since the dark current through the transistor 13 will be too small to maintain a high enough Voltage level on the drain of the transistor 13. Therefore, the range of the variation of the current driving the OLED 15 is limited, which lowers the contrast ratio of the display. 0007 FIG. 2 is a diagram showing another conventional active matrix OLED driving circuit. In each pixel, there are four N-type transistors 21-24, an OLED 25 and a capacitor 26. The transistor 21 has a drain coupled to receive a data Signal IData, and a gate coupled to receive a Scan signal V. The transistor 22 has a drain coupled to receive the data Signal IData, and a gate coupled to receive the Scan Signal V. The transistor 23 has a drain coupled to the Source of the transistor 22, and a gate coupled to the Source of the transistor 21. The transistor 24 has a drain coupled to receive a power Supply Voltage, a gate coupled to a control Signal V, and a Source coupled to the Source of the transistor 22. The OLED 25 has an anode coupled to the Source of the transistor 23 and a cathode coupled to the ground. The capacitor 26 is coupled between the drain of the transistor 24 and the gate of the transistor 23. Since all the transistors 21-24 are N-type transistors, they can be a-si TFTS. 0008. In the circuit of FIG. 2, the problem in the circuit of FIG. 1 is solved by providing the external control signal V to the transistor 24 So that the variation range of the driving current is wider. However, this requires additional wiring and circuits for the Signal V. 0009 FIG. 3 is a diagram showing still another conven tional active matrix OLED driving circuit. In each pixel, there are six N-type transistors 31-34, 37, and 38, an OLED 35, and a capacitor 36. The transistor 31 has a drain coupled to receive a data Signal IData, and a gate coupled to receive a Scan signal V. The transistor 32 has a drain coupled to receive the data Signal IData, and a gate coupled to receive the Scan Signal V. The transistor 33 has a drain coupled to the Source of the transistor 32, and a gate coupled to the Source of the transistor 31. The transistor 34 has a drain coupled to receive a power Supply Voltage and a Source coupled to the source of the transistor 32. The OLED 35 has an anode coupled to the source of the transistor 33 and a cathode coupled to the ground. The capacitor 36 is coupled between the drain of the transistor 34 and the gate of the transistor 33. The transistor 37 has a drain and gate commonly coupled to receive the power Supply Voltage, and a source coupled to the gate of the transistor 34. The transistor 38 has a drain coupled to the source of the transistor 37, and a gate coupled to receive the Scan Signal V and a Source coupled to the ground. The transistors 37 and 38 act as an inverter. Since all the transistors are N-type transistors, they can be a-si TFTs. 0010. In the circuit of FIG. 3, there are additional tran Sistors used as an inverter to consume more power and have a large circuit area. SUMMARY OF THE INVENTION 0011. The object of the present invention is to provide an active matrix OLED display driving circuit having a simple circuit Structure, Small circuit area and low power consump tion as well as providing a high contrast ratio. 0012. The present invention provides an active matrix LED display driving circuit. The circuit comprises a first transistor of a first type having a drain, a Source coupled to receive a data Signal and a gate coupled to receive a Scan Signal, a Second transistor of the first type having a drain, a Source coupled to receive the data Signal and a gate coupled to receive the Scan Signal, a third transistor of the first type having a Source, a drain coupled to the drain of the Second transistor and a gate coupled to the drain of the first transistor, a fourth transistor of the first type having a drain coupled to receive a first voltage, and a gate coupled to receive the Scan Signal and a Source coupled to the drain of

US 2004/O150593 A1 Aug. 5, 2004 the Second transistor, a light emitting diode having an anode coupled to the Source of the third transistor and a cathode coupled to receive a Second Voltage, and a capacitor coupled between the gate and Source of the third transistor. 0013 The present invention further provides an active matrix LED display driving circuit. The circuit comprises a first transistor of a Second type having a Source, a drain coupled to receive a data Signal and a gate coupled to receive a Scan signal, a Second transistor of the Second type having a Source, a drain coupled to receive the data Signal and a gate coupled to receive the Scan signal, a third transistor of the Second type having a Source, a drain coupled to the Source of the Second transistor and a gate coupled to the Source of the first transistor, a fourth transistor of the Second type having a Source coupled to receive a first Voltage, and a gate coupled to receive the Scan Signal and a drain coupled to the Source of the Second transistor, a light emitting diode having an anode coupled to the Source of the third transistor and a cathode coupled to receive a Second Voltage, and a capacitor coupled between the gate and Source of the third transistor. 0.014 Thus, in the present invention, the scan signal is directly fed to the gate of the upper transistor in the LED driving current path and the capacitor is moved to be coupled between the gate and Source of the lower transistor, which eliminates the necessity of the inverter or additional control Signal, and makes it possible to achieve a driving circuit having a simple circuit Structure, Small circuit area and low power consumption as well as providing a high contrast ratio. BRIEF DESCRIPTION OF THE DRAWINGS 0.015 The present invention will become more fully understood from the detailed description given hereinbelow and the accompanying drawings, given by way of illustra tion only and thus not intended to be limitative of the present invention. 0016 FIG. 1 is a diagram showing a conventional active matrix OLED driving circuit. 0017 FIG. 2 is a diagram showing another conventional active matrix OLED driving circuit. 0.018 FIG. 3 is a diagram showing still another conven tional active matrix OLED driving circuit. 0.019 FIG. 4 is a diagram showing an active matrix OLED driving circuit according to a first embodiment of the invention. 0020 FIG. 5 is a diagram showing an active matrix OLED driving circuit according to a Second embodiment of the invention. DETAILED DESCRIPTION OF THE INVENTION 0021 FIG. 4 is a diagram showing an active matrix OLED driving circuit according to a first embodiment of the invention. It includes two P-type transistors 41 and 42, two N-type transistors 43 and 44, an OLED 45, and a capacitor 46. The transistor 41 has a Source coupled to receive a data Signal IData and a gate coupled to receive a Scan signal V. The transistor 42 has a Source coupled to receive the data Signal IData and a gate coupled to receive the Scan signal V select The transistor 43 has a drain coupled to the drain of the transistor 42 and a gate coupled to the drain of the transistor 41. The transistor 44 has a drain coupled to receive a power Supply Voltage, and a gate coupled to receive the Scan signal V and a Source coupled to the drain of the transistor 42. The OLED 45 has an anode coupled to the Source of the transistor 43 and a cathode coupled to the ground. The capacitor 46 is coupled between the gate and Source of the transistor 43. Since there are two types of transistors in the driving circuit, the transistor may be poly-si TFTs. 0022. The capacitor 46 is mainly used for charge storage. During a Scan period, the transistors 41 and 42 are turned on by the Scan Signal V. So that the data Signal I drives a current through the transistor 43 and charging the capacitor 46. At the end of the scan period, the transistors 41 and 42 are turned off by the Scan Signal V. So that the current driven by the data Signal It is cut off. The Voltage established by the charges on the capacitor 46 Succeeds the data Signal I to drive the same current through the transistor 43 until the beginning of the next Scan period. 0023. By comparing the driving circuits in FIGS. 3 and 4, it is noted that the inverter composed of two transistors is eliminated in the circuit of FIG. 4. This reduces the circuit area and power consumption. It is also noted that the capacitor is moved to be coupled between the gate and Source of the transistor 43. This avoids laying cross lines above the transistors and Simplifies the circuit Structure. Further, the variation range of the OLED driving current is increased by directly feeding the Scan Signal to the gate of the transistor 44. In practice, the variation range of the OLED driving current is increased by 10 ua approximately. 0024 FIG. 5 is a diagram showing an active matrix OLED driving circuit according to a Second embodiment of the invention. It includes three N-type transistors 51, 52 and 53, a P-type transistors 54, an OLED 55, and a capacitor 56. The transistor 51 has a drain coupled to receive a data Signal IData and a gate coupled to receive a Scan signal Velse. The transistor 52 has a drain coupled to receive the data Signal I, and a gate coupled to receive the Scan signal Veles. The transistor 53 has a drain coupled to the source of the transistor 52 and a gate coupled to the Source of the transistor 51. The transistor 54 has a source coupled to receive a power Supply Voltage, and a gate coupled to receive the Scan Signal V and a drain coupled to the Source of the transistor 52. The OLED 55 has an anode coupled to the source of the transistor 53 and a cathode coupled to the ground. The capacitor 56 is coupled between the gate and source of the transistor 53. Since there are two types of transistors in the driving circuit, the transistor may be poly-si TFTs. 0025 The capacitor 56 is mainly used for charge storage. During a Scan period, the transistors 51 and 52 are turned on by the Scan Signal Vess So that the data Signal IData drives a current through the transistor 53 and charging the capacitor 56. At the end of the scan period, the transistors 51 and 52 are turned off by the Scan signal V. So that the current driven by the data Signal It is cut off. The Voltage established by the charges on the capacitor 56 Succeeds the data Signal I to drive the same current through the transistor 53 until the beginning of the next Scan period. 0026. By comparing the driving circuits in FIGS. 4 and 5, it is noted that the P-type transistors 41 and 42, and the

US 2004/O150593 A1 Aug. 5, 2004 N-type transistor 44 are substituted by the N-type transistors 51 and 52, and the P-type transistor 54 in the circuit of FIG. 5. The driving circuit in FIG. 5 has the same advantages of that in FIG. 4. 0027. In conclusion, the present invention provides an active matrix OLED display driving circuit. The Scan signal is directly fed to the gate of the upper transistor in the LED driving current path and the capacitor is moved to be coupled between the gate and Source of the lower transistor, which eliminates the necessity of the inverter or additional control Signal, and makes it possible to achieve a driving circuit having a simple circuit Structure, Small circuit area and low power consumption as well as providing a high contrast ratio. 0028. The foregoing description of the preferred embodi ments of this invention has been presented for purposes of illustration and description. Obvious modifications or varia tions are possible in light of the above teaching. The embodiments were chosen and described to provide the best illustration of the principles of this invention and its prac tical application to thereby enable those skilled in the art to utilize the invention in various embodiments and with various modifications as are Suited to the particular use contemplated. All Such modifications and variations are within the Scope of the present invention as determined by the appended claims when interpreted in accordance with the breadth to which they are fairly, legally, and equitably entitled. What is claimed is: 1. An active matrix LED display driving circuit compris ing: a first transistor of a first type having a drain, a Source coupled to receive a data Signal and a gate coupled to receive a Scan Signal; a Second transistor of the first type having a drain, a Source coupled to receive the data Signal and a gate coupled to receive the Scan Signal; a third transistor of a Second type having a Source, a drain coupled to the drain of the Second transistor and a gate coupled to the drain of the first transistor; a fourth transistor of the Second type having a drain coupled to receive a first voltage, a gate coupled to receive the Scan Signal and a Source coupled to the drain of the Second transistor, a light emitting diode having an anode coupled to the Source of the third transistor and a cathode coupled to receive a Second Voltage; and a capacitor coupled between the gate and Source of the third transistor. 2. The circuit as claimed in claim 1, wherein the first type is P type and the Second type is N type. 3. The circuit as claimed in claim 1, wherein the first, second, third and fourth transistor are poly-silicon TFTs. 4. The circuit as claimed in claim 1, wherein the light emitting diode is a organic light emitting diode. 5. The circuit as claimed in claim 1, wherein the first Voltage is a power Supply Voltage and the Second Voltage is a ground Voltage. 6. An active matrix LED display driving circuit compris ing: a first transistor of a first type having a Source, a drain coupled to receive a data Signal and a gate coupled to receive a Scan Signal; a Second transistor of the first type having a Source, a drain coupled to receive the data Signal and a gate coupled to receive the Scan signal; a third transistor of the first type having a Source, a drain coupled to the Source of the Second transistor and a gate coupled to the Source of the first transistor; a fourth transistor of the Second type having a drain coupled to receive a first voltage, a gate coupled to receive the Scan Signal and a drain coupled to the Source of the Second transistor, a light emitting diode having an anode coupled to the Source of the third transistor and a cathode coupled to receive a Second Voltage; and a capacitor coupled between the gate and Source of the third transistor. 7. The circuit as claimed in claim 6, wherein the first type is P type and the Second type is N type. 8. The circuit as claimed in claim 6, wherein the first, second, third and fourth transistor are poly-silicon TFTs. 9. The circuit as claimed in claim 6, wherein the light emitting diode is an organic light emitting diode. 10. The circuit as claimed in claim 6, wherein the first Voltage is a power Supply Voltage and the Second Voltage is a ground Voltage. k k k k k