AN ACOUSTIC SURVEILLANCE UNIT FOR ENERGY AWARE SENSOR NETWORKS: CONSTRUCTION AND EXPERIMENTAL RESULTS

Similar documents
Active and Passive Acoustic Detection, Classification and Recognition with the Hopkins Acoustic Surveillance Unit (HASU)

PRECISE and robust localization and tracking of acoustic

John Lazzaro and John Wawrzynek Computer Science Division UC Berkeley Berkeley, CA, 94720

/$ IEEE

TRIANGULATION-BASED light projection is a typical

ONE of several emerging areas where micro/nano-scale

High Speed Binary Counters Based on Wallace Tree Multiplier in VHDL

Copyright 2007 Year IEEE. Reprinted from ISCAS 2007 International Symposium on Circuits and Systems, May This material is posted here

Transient Response Boosted D-LDO Regulator Using Starved Inverter Based VTC

CS302 - Digital Logic Design Glossary By

VERY LARGE SCALE INTEGRATION signal processing

Low Power Pulse-Based Communication

ALTHOUGH zero-if and low-if architectures have been

Michael E. Lockwood, Satish Mohan, Douglas L. Jones. Quang Su, Ronald N. Miles

Power Efficient Digital LDO Regulator with Transient Response Boost Technique K.K.Sree Janani 1, M.Balasubramani 2

A High-Speed 64-Bit Binary Comparator

Globally Asynchronous Locally Synchronous (GALS) Microprogrammed Parallel FIR Filter

A Three-Port Adiabatic Register File Suitable for Embedded Applications

FPGA Implementation Of LMS Algorithm For Audio Applications

A10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram

An 11 Bit Sub- Ranging SAR ADC with Input Signal Range of Twice Supply Voltage

VLSI Chip Design Project TSEK01

High Speed Flash Analog to Digital Converters

A Micropower Front-end Interface for Differential-Capacitive Sensor Systems

Design of a Low Voltage low Power Double tail comparator in 180nm cmos Technology

Low distortion signal generator based on direct digital synthesis for ADC characterization

Awinner-take-all (WTA) circuit, which identifies the

2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS

TED TED. τfac τpt. A intensity. B intensity A facilitation voltage Vfac. A direction voltage Vright. A output current Iout. Vfac. Vright. Vleft.

PC-based controller for Mechatronics System

A 14-bit 2.5 GS/s DAC based on Multi-Clock Synchronization. Hegang Hou*, Zongmin Wang, Ying Kong, Xinmang Peng, Haitao Guan, Jinhao Wang, Yan Ren

Designing Microphone Preamplifiers. Steve Green 24th AES UK Conference June 2011

A Foveated Visual Tracking Chip

FOR multi-chip neuromorphic systems, the address event

On Chip Active Decoupling Capacitors for Supply Noise Reduction for Power Gating and Dynamic Dual Vdd Circuits in Digital VLSI

DESIGN OF PARALLEL MULTIPLIERS USING HIGH SPEED ADDER

Atypical op amp consists of a differential input stage,

ISSCC 2006 / SESSION 16 / MEMS AND SENSORS / 16.1

A FUZZY CONTROLLER USING SWITCHED-CAPACITOR TECHNIQUES

Combined Use of Various Passive Radar Range-Doppler Techniques and Angle of Arrival using MUSIC for the Detection of Ground Moving Objects

Modified Booth Encoding Multiplier for both Signed and Unsigned Radix Based Multi-Modulus Multiplier

TIMA Lab. Research Reports

Design of Dynamic Latched Comparator with Reduced Kickback Noise

CONTENTS Sl. No. Experiment Page No

A Switched-Capacitor Band-Pass Biquad Filter Using a Simple Quasi-unity Gain Amplifier

Using the VM1010 Wake-on-Sound Microphone and ZeroPower Listening TM Technology

[1] C. A. Mead, Analog VLSI and Neural Systems, Reading, MA, Addison-Wesley (1989).

6-Bit Charge Scaling DAC and SAR ADC

DS1867 Dual Digital Potentiometer with EEPROM

Re-configurable Switched Capacitor Sigma-Delta Modulator for MEMS Microphones in Mobiles

Design and Implementation of Complex Multiplier Using Compressors

A Multichannel Pipeline Analog-to-Digital Converter for an Integrated 3-D Ultrasound Imaging System

Digital Controller Chip Set for Isolated DC Power Supplies

Design of CMOS Based PLC Receiver

A wide-range all-digital duty-cycle corrector with output clock phase alignment in 65 nm CMOS technology

A 4-bit High Speed, Low Power Flash ADC by Employing Binary Search Algorithm 1 Brahmaiah Throvagunta, 2 Prashant K Shah

A Phase-Locked Loop with Embedded Analog-to-Digital Converter for Digital Control

Area Power and Delay Efficient Carry Select Adder (CSLA) Using Bit Excess Technique

All-digital ramp waveform generator for two-step single-slope ADC

SA828. SA828 All-in-One walkie-talkie module Description. SA828-U: U band, MHz SA828-V: V band, MHz

Mobile Phone Based Acoustic Localization using Doppler shift for Wireless Sensor Networks

ISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.4

DS1267 Dual Digital Potentiometer Chip

WITH the growth of data communication in internet, high

Dedication. To Mum and Dad

Design of Low Power High Speed Fully Dynamic CMOS Latched Comparator

International Journal of Scientific & Engineering Research, Volume 4, Issue 5, May ISSN

Combining Multipath and Single-Path Time-Interleaved Delta-Sigma Modulators Ahmed Gharbiya and David A. Johns

The Architecture of the BTeV Pixel Readout Chip

ELEN6350. Summary: High Dynamic Range Photodetector Hassan Eddrees, Matt Bajor

IJSRD - International Journal for Scientific Research & Development Vol. 5, Issue 07, 2017 ISSN (online):

Analog I/O. ECE 153B Sensor & Peripheral Interface Design Winter 2016

Index Terms. Adaptive filters, Reconfigurable filter, circuit optimization, fixed-point arithmetic, least mean square (LMS) algorithms. 1.

PS 19 AM SINGLE CHANNEL BELTPACK IN METAL CASE WITH PGM (AUX) INPUT

White Paper. A High Performance, GHz MMIC Frequency Multiplier with Low Input Drive Power and High Output Power. I.

An Optimized Wallace Tree Multiplier using Parallel Prefix Han-Carlson Adder for DSP Processors

A New Capacitive Sensing Circuit using Modified Charge Transfer Scheme

Improved offline calibration for DAC mismatch in low OSR Sigma Delta ADCs with distributed feedback

A Low-Power 12 Transistor Full Adder Design using 3 Transistor XOR Gates

Comparison between Analog and Digital Current To PWM Converter for Optical Readout Systems

DAT175: Topics in Electronic System Design

INTERNATIONAL JOURNAL OF COMPUTER ENGINEERING & TECHNOLOGY (IJCET) HIGH-SPEED 64-BIT BINARY COMPARATOR USING NEW APPROACH

Single Chip for Imaging, Color Segmentation, Histogramming and Pattern Matching

José Gerardo Vieira da Rocha Nuno Filipe da Silva Ramos. Small Size Σ Analog to Digital Converter for X-rays imaging Aplications

(12) Patent Application Publication (10) Pub. No.: US 2012/ A1

High Efficiency Flash ADC Using High Speed Low Power Double Tail Comparator

A DESIGN EXPERIMENT FOR MEASUREMENT OF THE SPECTRAL CONTENT OF SUBSTRATE NOISE IN MIXED-SIGNAL INTEGRATED CIRCUITS

Adaptive Beamforming Applied for Signals Estimated with MUSIC Algorithm

Energy Efficient and High Performance Current-Mode Neural Network Circuit using Memristors and Digitally Assisted Analog CMOS Neurons

Determining Times of Arrival of Transponder Signals in a Sensor Network using GPS Time Synchronization

Low power implementation of Trivium stream cipher

An Analysis of Multipliers in a New Binary System

A high-efficiency switching amplifier employing multi-level pulse width modulation

A digital phase corrector with a duty cycle detector and transmitter for a Quad Data Rate I/O scheme

1.5 bit-per-stage 8-bit Pipelined CMOS A/D Converter for Neuromophic Vision Processor

15, Route de Douchy CHUELLES - Tél. : Fax : US-Scan.

Methods for Reducing the Activity Switching Factor

ECE 6770 FINAL PROJECT

SPH0641LM4H-1. Digital Zero-Height SiSonic TM Microphone With Multiple Performance Modes. The SPH0641LM4H-1 is a miniature, highperformance,

A 7-GHz 1.8-dB NF CMOS Low-Noise Amplifier

Transcription:

AN ACOUST SURVEILLANCE UNIT FOR ENERGY AWARE SENSOR NETWORKS: CONSTRUCTION AND EXPERIMENTAL RESULTS Franco N. Martin Pirchio, Silvana Sañudo, Hernán Gutierrez, Pedro Julián Universidad Nacional del Sur Departamento de Ingeniería Eléctrica y Computadoras Av. Alem 253, Bahía Blanca, Argentina fmartinpirchio@uns.edu.ar; hgutier@uns.edu.ar; ssanudo@uns.edu.ar; pjulian@ieee.org; ABSTRACT This paper presents an acoustic surveillance unit (ASU) built in the framework of a project for the localization of audio sources. The unit is targeted to locate vehicles emitting sounds in the range [Hz-3Hz] with an accuracy of one degree. Experimental results for the unit, measured in an outdoor environment are shown. 2. NODE DESCRIPTION In this section, we describe every part of the acoustic surveillance unit (ASU) node, which is formed mainly by an acoustic enclosure, a signal conditioning circuitry, a process unit and finally a MA2 interface. The figure shows a scheme of the node.. INTRODUCTION This paper presents an acoustic surveillance unit (ASU) built in the framework of a project for the localization of audio sources. The unit is targeted to locate vehicles emitting sounds in the range [Hz-3Hz] with an accuracy of one degree. The method used to locate the targets is based on a modification of the correlation of the signals captured by two microphones ([], [2]). Actually, as described originally in [7], the method proposed performs a derivative on the correlation of inputs, which at the same time reduces the size and the power consumption of the resulting integrated circuit () realization [6]. Increased attention has been paid lately to the topic of acoustic localization, especially from the point of view of energy aware sensor networks [3][4], which calls for low power electronic implementations. Several methods have been presented in the literature including realizations for this task (see [8]-[4]). The ASU reported in this paper is composed of an acoustic enclosure of cm of diameter, four miniature microphones in quadrature, four-channel discrete electronic preamplifiers and comparators, two cascadable correlationderivative s [6], and a radiofrecuency interface to communicate the data. Details of the unit, as well as the results of the unit testing in an outdoor environment are reported. P. Julián is also with CONET. Work partially funded by Desarrollo de tecnología de redes de sensores para aplicaciones en el medio social y productivo, PT 23 No. 4628, Agencia Nacional de Promoción Científica y Técnica; Redes de Sensores PGI 24/ZK2, Universidad Nacional del Sur; Desarrollo de Microdispositivos para Redes de Sensores Acústicos, # 548, PIP 25-26, CONET. Enclosure Microphones Amp Filters Bit A/D Figure. Node parts 2. Acoustic enclosure The acoustic enclosure has an array of four Knowless Sysonic MEMS microphones. This enclosure produces an effective separation between microphones larger than the actual microphone separation, which is 6cm. The enclosure diameter is cm, and its height is 3cm. The microphones exhibit a sensitivity of -22dB and a noise level of 35dbA sound pressure level (SPL). They also have an internal amplifier with a maximun variable gain of 2dB. 2.2 Signal conditioning circuitry The signal conditioning circuitry is formed by an amplifying/filtering stage and a bit analog to digital (A/D) converter for each microphone. The amplification stage was designed in order to amplify the milivolt level input signal into a volt level signal. This stage also acts as a filter, to limit the input signal bandwidth to the range [ - 4] Hz. The bit A/D stage is a comparator that clips the signal and produces a digital output that goes to the process unit. MA2 is the name of sensor node fabricated by CrossBow Technology Inc. http://www.xbow.com s Mica 2

Amplifiers, filters and comparators were implemented using commercial-off-the-shelf (COTS) components. Because the cross-correlator estimator depends directly on the phase difference of the incoming signals, particular care was taken in the selection of the components to minimize the mismatch between the channels. In particular, the frequency response was set with a phase mismatch lower than.3 σ [5]. In Fig.2 we show the analogic circuits and the microphone schematics. MEMS microphone R C +V -V R microphone out R2 C2 +V -V R3 C3 analog out R4 C4 +V -V digital out Figure 2. Signal conditioning circuitry and microphone schematic 2.3 Process unit The process unit has two cascadable cross-correlator s, a 4 KHz clock unit, an 8 bit latch for the data bus and standard logic to multiplex the digital signals form the A/D converters to the cross-correlator s. The cross-correlator is a modified and improved version of a previously presented design [6], which had bits precision, a built-in state machine, a fixed range of measurement (given by 4 delay stages) and a fixed time integration window of one second. The new design exhibits lower power consumption, more precision ( bits), and an increased flexibility given by the possibility of: a) cascading several units for extended range of measurement, or for a fixed range of measurement but different operation frequencies, allowing variable precision; b) controlling the integration time window externally. The circuit has 64 cross-correlator-derivative stages as described in [6], where each one has a signed bit UP/DOWN counter. Two signals are input to the unit, one of them, namely Din, is delayed internally and fed to the correlator while the other, namely Nin, is also fed to the correlator but without delay. The unit detects when Din is ahead of Nin by a time delay between and 64 times the internal clock period, which doubles the external. In order to explain the structure of this block, we will assume that signal X (fed across Din) is delayed with respect to X2 (fed across Nin). Signal X is fed in a delay chain consisting of 64 D flipflops (FF). Associated to each FF there is one stage, based on a bit UP/DN signed counter, that produces the derivative of the correlation function. This structure is shown in Fig. 3. Figure 3. Block to measure the delay of Xwith repect to X2 The i-th stage computes the following operation: DC( i) = ( X( t i) X( t i ) ) X 2( t) () It can be easily seen that the discrete set of values DC() DC(2). DC(64) is the discrete derivative of the set of values C() C(2). C(64) that would be obtained if the correlation were evaluated. C( i) = X( t i) X 2( t) (2) To achieve good power efficiency, the calculation of DC is done as follows: An auxiliary block, called signal generator, generates two signals UP and DN. If X is leading with respect to X2 then the UP signal will be as long as X2 is. If X2 is leading with respect to X then the DN signal will be as long as X2 is. In addition, two new clock signals are created. In figure 4 we show an example of the signals involved. Figure 4. Generation of signals UP and DN and the new (two-phase) clock. The UP and DN signals together with the new clock signals, are then fed to a synchronous bit UP/DN counter. The output of this block is the most significant bit ( th bit), which is also the bit that defines the sign of the count. At the beginning of each measuring cycle the count is reset to zero. As we want to detect the zero-crossing, we need to find a change from to or from to in the output bit of two consecutive UP/DN counters. This is done using XNOR gates. 2

The last step is to encode the position of the location where the zero-crossing has been found to a binary number. This is done connecting the output of the XNOR gates to an array of 8-3 lines Priority Encoders. Every encoder in the first layer takes 8 outputs from the XNOR gates and sends the output to another layer of encoders. These two layers provide the 6 bits output. These bits are wired into a common bus, which can be done thanks to the three-state output of the encoders. Figure 5 shown a block diagram of the internal structure of the. TABLE II. ASU STAT CONSUMPTION ASU STAT CONSUMPTION No. Description Current Power 4 MEMS microphone 85 ua 285 uw 4 TLV2382 28 ua 93 uw 4 Lmx393 6 ua 528 uw 2 74hc449 (clock generator) ua 33 uw 2 Cross-correlator 38 ua 25 uw Total 76 388 uw 2.4 MA2 A Crossbow s MA2 unit is used to control the input data multiplexing, in order to acquire output data from the cross-correlator bus, and to send the bearing estimation to the other nodes in the network. Figure 5. Internal structure of the cross-correlator In addition, the encoders have Input/Output Enable signals that permit to set the priority in case two events (zero crossings) are detected simultaneously. The priorities are set in such a way that the stages with less delay have more priority. The was fabricated in a.5µm standard CMOS process, and has 64 stages with a power consumption per delay stage of.77µw (at 3.3V and 2Khz). In the case under study, two s were used and every stage has a 5µs delay; therefore, the total range of the setup is 64µs. Table I summarizes the power consumption of one crosscorrelator. 3. TEST AND EXPERIMENTAL RESULTS Experimental results were collected in a field test in an open area outdoors Bahia Blanca city. The ASU was located in the center of a field, and a speaker was placed 5 m away. Figure 6 shows the location of the ASU, the speaker and the measured angles. Three different sets of data were collected. The first set of data corresponds to angles in the range [º-8º] in steps of º; the second and third sets of data correspond to angles in the range [º-9º] and [85º-95º] in steps of º (see Fig. 7). TABLE I. CROSS-CORRELATOR POWER CONSUMPTION (AT 3.3V) Description Power Cross-correlator Internal reset generator Pads Total 45.7 uw 6.2 uw.3 uw 62.2 uw Recent results indicate that the chips work correctly at 2V with a power consumption of 2µW. Table II summarizes the most important static power consumption in the ASU unit (without the MA2), including all integrated and discrete parts. There were measured at Vcc = 3.3 V, without input signal activity. Figure 6. Test setup A 2 Hz sine tone signal was played through the speaker and the signal received at the four microphones was recorded using a KHz sampling frequency. The sound pressure measured at the ASU was 67 dba. For every reference angle, we played 3s of signal and obtained 3

different readings of time delay from the process unit for each pair of microphones. The window time for each combination of microphones was.65s, resulting in a complete reading cycle of 2.6 s. The sequence of microphone pairs was -3, 2-4, 3-, 4-2. After the experiment, the analog signals recorded after the preamplifiers were used to simulate the ideal response of the cross-correlation derivative () algorithm. The idea behind this was to compare the results of the ideal algorithm and the data obtained from the real chip, after filtering and the one bit A/D conversion. Figure 7 shows the time delay versus angle for three valid combinations in the range [º-8º]..9 TABLE III. Figure 8. Microhopnes effective separation MROPHONES EFFECTIVE SEPARATION Range [ º -7º] [8º -º] 4.cm 2.63cm 3.3cm 2.cm For every angle, the mean was used to define the characteristic of calculated angle versus reference angle, and the standard deviation was used to quantify the precision. Both, mean and standard deviation are shown in fig. 9 and for the range [º-8º] and figs. and 2 for the range [85º-95º]..8.7.6 Mic 4 2 Mic 2 4 Mic 3 8 6 4 T D /T D max.5.4.3 2 8.2 6. 2 4 6 8 2 4 6 8 Figure 7. Time delay versus microphones combination We used the measured and calculated delay to estimate the effective separation of the microphones in the ASU. We choose the mean value of delay in the range [8º-º] for the microphone combination that gives the maximum delay in order to minimize errors [6]. Figure 8 shows the variation of effective separation. Table III presents the average effective separation in both ranges. These values were used in the calculation of the bearing angle..2.8 sigma [º] 4 2 2 4 6 8 2 4 6 8 Figure 9. Estimated angle versus reference angle in the range [º - 8º] 8 7 6 5 4 3 Mic 4 2 Mic 2 4 Mic 3 Effective separation [m].6.4.2 2 2 4 6 8 2 4 6 8 Figure. Standard deviation versus reference angle in the range [º-8º]..8 2 4 6 8 2 4 6 8 4

Range [ º - 4º] [ 4º - 9º ] [9º - 4º] [4º - 8º] [º - 8º] [ º - 9º] [85º - 95º].2.4.26.7.7.46..3 95 9 85 85 86 87 88 89 9 9 92 93 94 95 Figure. Estimated angle versus reference angle in the range [85º-95º] 3.5 3 TABLE VI. ABSOLUTE VALUE OF DIFERENCE BETWEEN ACCURACY OF IMPLEMENTATION (MEAN STD) IN DEGREES The standard deviation of measurements and calculated bearing angles are greater than 5 in some particular points of the range ( and 7 ), and for the rest of the range, close to 3º. Even though the differences between field measurements and angles calculated using a MatLab implementation of the derivative cross correlation algorithm are not greater than º. From this fact we can infer that the standard deviation is produced by noisy input signals. The differences between standard deviation and its mean are shown in Fig. 3..4 2.5.2 sigma [º] 2.5.5 sigma [º].8.6.4.2.443 85 86 87 88 89 9 9 92 93 94 95 Figure 2. Standard deviation versus reference angle in the range [85º-95º] Table IV and table V summarizes the average standard deviation of the two approaches in different ranges. Table VI shows the absolute value of the difference between the simulated and measured data, in different ranges. Range [ º - 4º] [ 4º - 9º ] [9º - 4º] [4º - 8º] [º - 8º] 2.77º.85º 2.º 4.96º 2.92º 2.98º 2.26º.84º 4.89º 2.99º TABLE IV. ACCURACY OF IMPLEMENTATION (MEAN STD) IN DEGR EES Range [ º - 9º] [85º - 95º].7º.23º.53º 2.63º 2 4 6 8 2 4 6 8 Figure 3. Standard deviation difference versus reference angle in the range [º - 8º] 4. CONCLUSIONS Test results for an ASU that performs bearing estimation have been presented. The unit is intended to work as a node in a sensor of network. The construction has been done using a low power specifically designed for the problem, low power off the shelf components and a Mica2 station for wireless communication. Accuracy comparison between field data and simulation results have been made in three different angle ranges, showing good matching between the real implementation and the ideal case. 7. REFERENCES TABLE V. ACCURACY OF IMPLEMENTATION (MEAN STD) IN DEGREES [] G. C. Carter, Coherence and time delay estimation, Proc. IEEE, vol. 75, pp. 236 255, Feb. 987. [2] C. H. Knapp and G. C. Carter, The generalized correlation method for estimation of time delay, IEEE Trans. Acoustics, 5

Speech, Signal Processing,vol. ASSP-24, pp. 32 327, Aug. 976. [3] A. H. Quazi, An overview on the time delay estimate in active and passive systems for target localization, IEEE Trans. Acoustics, Speech, Signal Processing, vol. ASSP-29, pp. 527 533, June 98. [4] H. Gharavi and S. P. Kumar, Scanning the issue: Special issue on sensor networks and applications, Proc. IEEE, vol. 9, pp. 5 53, Aug. 23. [5] P. Julian, A. G. Andreou, G. Cauwenberghs M. Stanacevic,H. Goldberg, P. S. Mandolesi, L. Riddle,S. Shamma Field Test Results for Low Power Bearing Estimator Sensor Nodes Proc. IEEE Int. Symp. on Circuits and Systems, 25, pp:425 428,. May 25. [6] P. Julian, A. G. Andreou, D. H. Goldberg, A low power correlation-derivative CMOS VLSI circuit for bearing estimation, accepted in IEEE Trans. On VLSI, to appear, 25. [7] P. Julián, A. G. Andreou, G. Cauwenberghs, L. Riddle, A. Shamma, "A Comparative Study of Sound Localization Algorithms for Energy Aware Sensor Network Nodes", IEEE Trans. Circuits and Systems I: Regular Papers, Vol. 5, No. 4, pp. 64-648, April 24. [8] G. Cauwenberghs, M. Stanacevic, Mixed-signal gradient flow bearing estimation, Proc. Int. Symp. of Circuits and Systems IEEE, ISCAS, vol., pp. 777-78, 23. [9] M. Stanacevic, G. Cauwenberghs, ``Micropower gradient flow acoustic localizer,'' IEEE Trans. Circuits Syst. I, vol. 52, pp. 248--256, October 25. [] J. P. Lazzaro and C. Mead, ``Silicon models of auditory localization,'' Neural Computation, vol., pp. 4--7, 989. [] T. Horiuchi, ``An auditory localization and coordinate transform chip,'' Advances in Neural Information Processing Systems, vol. 7, pp. 787--794, 995. [2] J. G. Harris, C. J. Pu, J. C. Principe, ``A neuromorphic monaural sound localizer,'' Advances in Neural Information Processing Systems, vol., 999. [3] I. Grech, J. Micallef, T. Vladimirova, ``Experimental results obtained from analog chips used for extracting sound localization cues,'' in Proc. 9 th Int. Conf. Electronics, Circuits and Systems, vol., pp. 247--25, 22. [4] A. van Schaik, S. Shamma, ``A neuromorphic sound localizer for a smart MEMS system,'' Analog Integrated Circuits and Signal Processing, vol. 39, pp. 267--273, 24. 6