74ALVC bit dual supply translating transceiver; 3-state. This device can be used as two 8-bit transceivers or one 16-bit transceiver.

Similar documents
16-bit buffer/line driver; 3-state

Octal buffer/line driver; inverting; 3-state

74ALVC bit dual supply translating transceiver; 3-state. This device can be used as two 8-bit transceivers or one 16-bit transceiver.

2-input NAND gate; open drain. The 74LVC1G38 provides a 2-input NAND function.

The 74LVC1G02 provides the single 2-input NOR function.

1-of-8 FET multiplexer/demultiplexer. The CBT3251 is characterized for operation from 40 C to +85 C.

Inverter with open-drain output. The 74LVC1G06 provides the inverting buffer.

The 74LVC1G34 provides a low-power, low-voltage single buffer.

Dual inverting buffer/line driver; 3-state

74HC540; 74HCT540. Octal buffer/line driver; 3-state; inverting

74LVC1G07-Q100. Buffer with open-drain output. The 74LVC1G07-Q100 provides the non-inverting buffer.

74HC11; 74HCT General description. 2. Features and benefits. 3. Ordering information. Triple 3-input AND gate

1-of-2 decoder/demultiplexer

74HC4075; 74HCT General description. 2. Features and benefits. Ordering information. Triple 3-input OR gate

74AHC30; 74AHCT30. The 74AHC30; 74AHCT30 provides an 8-input NAND function.

74HC4002; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NOR gate

74HC86; 74HCT86. Quad 2-input EXCLUSIVE-OR gate

74HC02; 74HCT General description. 2. Features and benefits. Ordering information. Quad 2-input NOR gate

Hex non-inverting HIGH-to-LOW level shifter

74HC7540; 74HCT7540. Octal Schmitt trigger buffer/line driver; 3-state; inverting

Triple buffer with open-drain output. The 74LVC3G07 provides three non-inverting buffers.

Hex inverting HIGH-to-LOW level shifter

Hex inverting buffer; 3-state

The 74LVT04 is a high-performance product designed for V CC operation at 3.3 V. The 74LVT04 provides six inverting buffers.

Dual non-inverting Schmitt trigger with 5 V tolerant input

Hex buffer with open-drain outputs

74AHC1G04; 74AHCT1G04

74HC245; 74HCT245. Octal bus transceiver; 3-state

74HC03; 74HCT03. Quad 2-input NAND gate; open-drain output

74AHC374-Q100; 74AHCT374-Q100

74AHC1G4212GW. 12-stage divider and oscillator

Low-power configurable multiple function gate

74HC240; 74HCT240. Octal buffer/line driver; 3-state; inverting

74AHC1G08; 74AHCT1G08

Single D-type flip-flop; positive-edge trigger. The 74LVC1G79 provides a single positive-edge triggered D-type flip-flop.

Quad 2-input NAND buffer (open collector) The 74F38 provides four 2-input NAND functions with open-collector outputs.

74AHC1G32; 74AHCT1G32

74LV32A. 1. General description. 2. Features and benefits. 3. Ordering information. Quad 2-input OR gate

74HC9114; 74HCT9114. Nine wide Schmitt trigger buffer; open drain outputs; inverting

Single Schmitt trigger buffer

74CBTLV1G125. The 74CBTLV1G125 provides a single high-speed line switch. The switch is disabled when the output enable (OE) input is high.

74LVC1G General description. 2. Features and benefits. Single 2-input multiplexer

74LVCH16541A. 16-bit buffer/line driver; 3-state

HEF4002B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Dual 4-input NOR gate

74HC04; 74HCT04. Temperature range Name Description Version 74HC04D 40 C to +125 C SO14 plastic small outline package; 14 leads; body width 74HCT04D

74CBTLV General description. 2. Features and benefits. 2-bit bus switch

Quad 2-input EXCLUSIVE-NOR gate

Octal buffer/driver with parity; non-inverting; 3-state

74AHC1G79; 74AHCT1G79

74HC377; 74HCT General description. 2. Features and benefits. 3. Ordering information

The CBT3306 is characterized for operation from 40 C to +85 C.

10-bit level shifting bus switch with output enable. The CBTD3861 is characterized for operation from 40 C to +85 C.

Dual 1-of-4 FET multiplexer/demultiplexer. 1OE, 2OE, S0, and S1 select the appropriate B output for the A-input data.

LOCMOS (Local Oxidation CMOS) to DTL/TTL converter HIGH sink current for driving two TTL loads HIGH-to-LOW level logic conversion

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

4-bit bidirectional universal shift register

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state. The 74HC574; 74HCT574 is functionally identical to:

Quad 2-input EXCLUSIVE-NOR gate

Quad 2-input EXCLUSIVE-NOR gate

Quad R/S latch with 3-state outputs

16-bit bus transceiver; 3-state

Buffers with open-drain outputs. The 74LVC2G07 provides two non-inverting buffers.

HEF4049B-Q General description. 2. Features and benefits. 3. Applications. Hex inverting buffers

74ALVC16245; 74ALVCH16245

74LVT125; 74LVTH General description. 2. Features and benefits. 3.3 V quad buffer; 3-state

74AHC1G00; 74AHCT1G00

HEF4001B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Quad 2-input NOR gate

Hex non-inverting precision Schmitt-trigger

CBT3245A. 1. General description. 2. Features and benefits. 3. Ordering information. Octal bus switch

LOCMOS (Local Oxidation CMOS) to DTL/TTL converter HIGH sink current for driving two TTL loads HIGH-to-LOW level logic conversion

74ABT General description. 2. Features and benefits. 3. Ordering information. Dual D-type flip-flop with set and reset; positive edge-trigger

12-stage shift-and-store register LED driver

74AHC1G79-Q100; 74AHCT1G79-Q100

Low-power configurable multiple function gate

4-bit bidirectional universal shift register

Octal bus switch with quad output enables

Low-power dual supply buffer/line driver; 3-state

74AHC1G02-Q100; 74AHCT1G02-Q100

Octal buffers with 3-state outputs

Bus buffer/line driver; 3-state

74LVC16244A-Q100; 74LVCH16244A-Q100

Quad 2-input NAND Schmitt trigger

3.3 V octal transceiver with direction pin (3-state) The 74LVT245 is a high-performance BiCMOS product designed for V CC operation at 3.3 V.

Dual 4-bit static shift register

74CBTLV General description. 2. Features and benefits. 24-bit bus switch

74HC595; 74HCT General description. 2. Features and benefits. 3. Applications

74HC4040; 74HCT stage binary ripple counter

Quad single-pole single-throw analog switch

16-channel analog multiplexer/demultiplexer

HEF4069UB-Q General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Hex inverter

Dual-supply voltage level translator/transceiver; 3-state

HEF4014B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. 8-bit static shift register

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

20-bit bus interface D-type latch; 3-state

10-stage divider and oscillator

74AHC2G08; 74AHCT2G08

74HC573; 74HCT573. Octal D-type transparent latch; 3-state. The 74HC573; 74HCT573 is functionally identical to:

74CBTLVD bit level-shifting bus switch with output enable

1-of-4 decoder/demultiplexer

74CB3Q General description. 2 Features and benefits. 3 Applications. 4-bit 1-of-2 FET multiplexer/demultiplexer with charge pump

Transcription:

Rev. 8 15 March 2012 Product data sheet 1. General description The is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families. The is a 16-bit (dual octal) dual supply translating transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions. It is designed to interface between a 3 V and 5 V bus in a mixed 3 V and 5 V supply environment. This device can be used as two 8-bit transceivers or one 16-bit transceiver. The direction control inputs (1DIR and 2DIR) determine the direction of the data flow. ndir (active HIGH) enables data from nan ports to nbn ports. ndir (active LOW) enables data from nbn ports to nan ports. The output enable inputs (1OE and 2OE), when HIGH, disable both nan and nbn ports by placing them in a high-impedance OFF-state. Pins nan, noe and ndir are referenced to V CC(A) and pins nbn are referenced to V CC(B). In suspend mode, when one of the supply voltages is zero, there will be no current flow from the non-zero supply towards the zero supply. The nan-outputs must be set 3-state and the voltage on the A-bus must be smaller than V diode (typical 0.7 V). V CC(B) V CC(A) (except in suspend mode). 2. Features and benefits 5 V tolerant inputs/outputs for interfacing with 5 V logic Wide supply voltage range: 3 V port (V CC(A) ): 1.5 V to 3.6 V 5 V port (V CC(B) ): 1.5 V to 5.5 V CMOS low power consumption Direct interface with TTL levels Control inputs voltage range from 2.7 V to 5.5 V Inputs accept voltages up to 5.5 V High-impedance outputs when V CC(A) or V CC(B) = 0 V Complies with JEDEC standard JESD8-B/JESD36 ESD protection: HBM JESD22-A114F exceeds 2000 V MM JESD22-A115-A exceeds 200 V Specified from 40 C to +85 C and 40 C to +125 C

3. Ordering information Table 1. Type number Ordering information Temperature range 4. Functional diagram Package Name Description Version SOT370-1 DL 40 C to +125 C SSOP48 plastic shrink small outline package; 48 leads; body width 7.5 mm DGG 40 C to +125 C TSSOP48 plastic thin shrink small outline package; 48 leads; body width 6.1 mm BX 40 C to +125 C HXQFN60 plastic compatible thermal enhanced extremely thin quad flat package; no leads; 60 terminals; body 4 6 0.5 mm SOT362-1 SOT1134-2 1DIR 2DIR 1OE 2OE 1A0 2A0 1B0 2B0 1A1 2A1 1B1 2B1 1A2 2A2 1B2 2B2 1A3 2A3 1B3 2B3 1A4 2A4 1B4 2B4 1A5 2A5 1B5 2B5 1A6 2A6 1B6 2B6 1A7 2A7 1B7 2B7 001aaa789 Fig 1. Logic symbol Product data sheet Rev. 8 15 March 2012 2 of 20

1OE 1DIR 2OE 2DIR G3 3EN1[BA] 3EN2[AB] G6 6EN1[BA] 6EN2[AB] 1A0 1 1B0 1A1 1A2 1A3 1A4 1A5 1A6 1A7 2A0 4 2 1B1 1B2 1B3 1B4 1B5 1B6 1B7 2B0 2A1 2A2 2A3 2A4 2A5 2A6 2A7 5 2B1 2B2 2B3 2B4 2B5 2B6 2B7 001aaa790 Fig 2. IEC logic symbol Product data sheet Rev. 8 15 March 2012 3 of 20

5. Pinning information 5.1 Pinning 1DIR 1 48 1OE 1B0 2 47 1A0 1B1 3 46 1A1 4 45 1B2 5 44 1A2 1B3 6 43 1A3 V CC(B) 7 42 V CC(A) 1B4 8 41 1A4 1B5 9 40 1A5 10 39 1B6 11 38 1A6 1B7 2B0 12 13 37 36 1A7 2A0 2B1 14 35 2A1 15 34 2B2 16 33 2A2 2B3 17 32 2A3 V CC(B) 18 31 V CC(A) 2B4 19 30 2A4 2B5 20 29 2A5 21 28 2B6 22 27 2A6 2B7 23 26 2A7 2DIR 24 25 2OE 001aab037 Fig 3. Pin configuration SOT370-1 (SSOP48) and SOT362-1 (TSSOP48) Product data sheet Rev. 8 15 March 2012 4 of 20

terminal 1 index area D1 A32 A31 A30 A29 A28 A27 D4 A1 D5 B20 B19 B18 D8 A26 A2 A25 B1 B17 A3 A24 B2 B16 A4 A23 B3 B15 A5 A22 B4 B14 A6 A21 B5 B13 A7 A20 B6 B12 A8 A19 B7 B11 A9 (1) A18 A10 D6 B8 B9 B10 D7 A17 D2 A11 A12 A13 A14 A15 A16 D3 Transparent top view 001aai851 (1) This is not a supply pin, the substrate is attached to this pad using conductive die attach material. There is no electrical or mechanical requirement to solder this pad however if it is soldered the solder land should remain floating or be connected to. Fig 4. Pin configuration SOT1134-2 (HXQFN60) Product data sheet Rev. 8 15 March 2012 5 of 20

Table 2. 5.2 Pin description Pin description Symbol Pin Description SOT370-1 and SOT362-1 6. Functional description SOT1134-2 1DIR, 2DIR 1, 24 A30, A13 direction control input 1B0 to 1B7 2, 3, 5, 6, 8, 9, 11, 12 B20, A31, D5, D1, A2, B2, B3, A5 data input/output 2B0 to 2B7 13, 14, 16, 17, 19, 20, 22, 23 A6, B5, B6, A9, D2, D6, A12, B8 data input/output 4, 10, 15, 21, 28, 34, 39, 45 A32, A3, A8, A11, A16, A19, A24, A27 ground (0 V) V CC(B) 7, 18 A1, A10, supply voltage B (5 V bus) 1OE, 2OE 48, 25 A29, A14 output enable input (active LOW) 1A0 to 1A7 47, 46, 44, 43, 41, 40, 38, 37 B18, A28, D8, D4, A25, B16, B15, A22 data input/output 2A0 to 2A7 36, 35, 33, 32, 30, 29, 27, 26 A21, B13, B12, A18, D3, D7, A15, B10 data input/output V CC(A) 31, 42 A17, A26 supply voltage A (3 V bus) n.c. - A4, A7, A20, A23, B1, B4, B7, B9, B11, B14, B17, B19 not connected Table 3. Function table [1] Inputs Outputs noe ndir nan nbn L L nan = nbn inputs L H inputs nbn = nan H X Z Z [1] H = HIGH voltage level; L = LOW voltage level; X = don t care; Z = high-impedance OFF-state. 7. Limiting values Table 4. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to (ground = 0 V). See [1]. Symbol Parameter Conditions Min Max Unit V CC(B) supply voltage B V CC(B) V CC(A) 0.5 +6.0 V V CC(A) supply voltage A V CC(B) V CC(A) 0.5 +4.6 V I IK input clamping current V I <0V 50 - ma V I input voltage 0.5 +6.0 V V I/O input/output voltage 0.5 V CC +0.5 V I OK output clamping current V O >V CC or V O <0V - 50 ma V O output voltage output HIGH or LOW 0.5 V CC +0.5 V output 3-state 0.5 +6.0 V I O(sink/source) output sink or source V O =0VtoV CC - 50 ma current I CC supply current - 100 ma Product data sheet Rev. 8 15 March 2012 6 of 20

Table 4. Limiting values continued In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to (ground = 0 V). See [1]. Symbol Parameter Conditions Min Max Unit I ground current 100 - ma T stg storage temperature 65 +150 C P tot total power dissipation T amb = 40 C to +125 C (T)SSOP48 package [3] - 500 mw HXQFN60 package [4] - 1000 mw [1] The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150 C. The input and output voltage ratings may be exceeded if the input and output current ratings are observed. [3] Above 60 C the value of P tot derates linearly with 5.5 mw/k. [4] Above 70 C the value of P tot derates linearly with 1.8 mw/k. 8. Recommended operating conditions Table 5. Recommended operating conditions Symbol Parameter Conditions Min Typ Max Unit V CC(B) supply voltage B V CC(B) V CC(A) maximum speed performance 2.7-5.5 V low-voltage applications 1.5-5.5 V V CC(A) supply voltage A V CC(B) V CC(A) maximum speed performance 2.7-3.6 V low-voltage applications 1.5-3.6 V V I input voltage control inputs: noe and ndir 0-5.5 V V I/O input/output voltage nan port 0 - V CC(A) V nbn port 0 - V CC(B) V V O output voltage nan port 0 - V CC(A) V nbn port 0 - V CC(B) V T amb ambient temperature 40 - +125 C t/ V input transition rise V CC(A) = 2.7 V to 3.0 V 0-20 ns/v and fall rate V CC(A) = 3.0 V to 3.6 V 0-10 ns/v V CC(B) = 3.0 V to 4.5 V 0-20 ns/v 0-10 ns/v Product data sheet Rev. 8 15 March 2012 7 of 20

9. Static characteristics Table 6. Static characteristics At recommended operating conditions; voltages are referenced to (ground = 0 V). Symbol Parameter Conditions T amb = 40 C to +85 C T amb = 40 C to +125 C Unit Min Typ [1] Max Min Typ [1] Max V IH HIGH-level nbn port input voltage V CC(B) = 3.0 V to 5.5 V 2.0 - - 2.0 - - V nan port, noe and ndir V CC(A) = 3.0 V to 3.6 V 2.0 - - 2.0 - - V V CC(A) = 2.3 V to 2.7 V 1.7 - - 1.7 - - V V IL LOW-level nbn port input voltage - - 0.8 - - 0.8 V V CC(B) = 3.0 V to 3.6 V - - 0.7 - - 0.7 V nan port, noe and ndir V CC(A) = 3.0 V to 3.6 V - - 0.8 - - 0.8 V V CC(A) = 2.3 V to 2.7 V - - 0.7 - - 0.7 V V OH HIGH-level nbn port; V I =V IH or V IL output voltage I O = 24 ma; V CC(B) = 4.5 V V CC(B) 0.8 - - V CC(B) 1.2 - - V I O = 12 ma; V CC(B) = 4.5 V V CC(B) 0.5 - - V CC(B) 0.8 - - V I O = 18 ma; V CC(B) = 3.0 V V CC(B) 0.8 - - V CC(B) 1.0 - - V I O = 100 A; V CC(B) = 3.0 V V CC(B) 0.2 V CC(B) - V CC(B) 0.3 V CC(B) - V V OL LOW-level output voltage nan port; V I =V IH or V IL I O = 24 ma; V CC(A) = 3.0 V V CC(A) 0.7 - - V CC(A) 1.0 - - V I O = 100 A; V CC(A) = 3.0 V V CC(A) 0.2 - - V CC(A) 0.3 - - V I O = 12 ma; V CC(A) = 2.7 V V CC(A) 0.5 - - V CC(A) 0.8 - - V I O = 8 ma; V CC(A) = 2.3 V V CC(A) 0.6 - - V CC(A) 0.6 - - V I O = 100 A; V CC(A) = 2.3 V V CC(A) 0.2 V CC(A) - V CC(A) 0.3 V CC(A) - V nbn port; V I =V IH or V IL I O =24mA; V CC(B) = 4.5 V - - 0.55 - - 0.60 V I O = 12 ma; V CC(B) = 4.5 V - - 0.40 - - 0.80 V I O = 100 A; V CC(B) = 4.5 V - - 0.20 - - 0.30 V I O = 18 ma; V CC(B) = 3.0 V - - 0.55 - - 0.80 V I O = 100 A; V CC(B) = 3.0 V - - 0.20 - - 0.30 V I I I OZ input leakage current OFF-state output current nan port; V I =V IH or V IL I O = 24 ma; V CC(A) = 3.0 V - - 0.55 - - 0.80 V I O = 100 A; V CC(A) = 3.0 V - - 0.20 - - 0.30 V I O = 12 ma; V CC(A) = 2.7 V - - 0.40 - - 0.60 V I O = 12 ma; V CC(A) = 2.3 V - - 0.60 - - 0.60 V I O = 100 A; V CC(A) = 2.3 V - - 0.20 - - 0.20 V V I =5.5Vor - 0.1 5-0.1 10 A V I =V IH or V IL ; V O =V CC or [3] - 0.1 10-0.1 20 A Product data sheet Rev. 8 15 March 2012 8 of 20

Table 6. Static characteristics continued At recommended operating conditions; voltages are referenced to (ground = 0 V). Symbol Parameter Conditions T amb = 40 C to +85 C T amb = 40 C to +125 C Unit Min Typ [1] Max Min Typ [1] Max I CC supply current V I =V CC or ; I O = 0 A - 0.1 40-0.1 80 A I CC additional supply current per control pin; V I =V CC 0.6 V; I O =0A [4] - 5 500-5 5000 A C I input - 4.0 - - - - pf capacitance C I/O input/output capacitance nan and nbn port - 5.0 - - - - pf [1] All typical values are measured at V CC(B) = 5.0 V, V CC(A) = 3.3 V and T amb =25 C. If V CC(A) < 2.7 V, the switching levels at all inputs are not TTL compatible. [3] For transceivers, the parameter I OZ includes the input leakage current. [4] V CC(A) = 2.7 V to 3.6 V: other inputs at V CC(A) or ; : other inputs at V CC(B) or. 10. Dynamic characteristics Table 7. Dynamic characteristics = 0 V; t r = t f 2.5 ns; C L = 50 pf; for test circuit see Figure 7. Symbol Parameter Conditions T amb = 40 C to +85 C T amb = 40 C to +125 C Unit Min Typ [1] Max Min Max t pd propagation nan to nbn; see Figure 5 delay V CC(A) = 2.3 V to 2.7 V; 1.5 3.3 7.6 1.5 9.5 ns V CC(B) = 3.0 V to 3.6 V V CC(A) = 2.7 V; 1.0 3.0 5.9 1.0 7.5 ns V CC(A) = 3.0 V to 3.6 V; 1.0 2.9 5.8 1.0 7.5 ns nbn to nan; see Figure 5 V CC(A) = 2.3 V to 2.7 V; V CC(B) = 3.0 V to 3.6 V V CC(A) = 2.7 V; V CC(A) = 3.0 V to 3.6 V; 1.0 3.0 7.6 1.0 9.5 ns 1.0 4.3 6.7 1.0 8.5 ns 1.2 2.5 5.8 1.2 7.5 ns Product data sheet Rev. 8 15 March 2012 9 of 20

Table 7. Dynamic characteristics continued = 0 V; t r = t f 2.5 ns; C L = 50 pf; for test circuit see Figure 7. Symbol Parameter Conditions T amb = 40 C to +85 C T amb = 40 C to +125 C Unit t en enable time noe to nbn; see Figure 6 V CC(A) = 2.3 V to 2.7 V; V CC(B) = 3.0 V to 3.6 V V CC(A) = 2.7 V; V CC(A) = 3.0 V to 3.6 V; noe to nan; see Figure 6 V CC(A) = 2.3 V to 2.7 V; V CC(B) = 3.0 V to 3.6 V V CC(A) = 2.7 V; V CC(A) = 3.0 V to 3.6 V; t dis disable time noe to nbn; see Figure 6 V CC(A) = 2.3 V to 2.7 V; V CC(B) = 3.0 V to 3.6 V V CC(A) = 2.7 V; V CC(A) = 3.0 V to 3.6 V; noe to nan; see Figure 6 V CC(A) = 2.3 V to 2.7 V; V CC(B) = 3.0 V to 3.6 V V CC(A) = 2.7 V; V CC(A) = 3.0 V to 3.6 V; Min Typ [1] Max Min Max 1.5 4.1 11.5 1.5 14.5 ns 1.5 3.6 9.2 1.5 11.5 ns 1.0 3.2 8.9 1.0 12.0 ns 1.5 4.6 12.3 1.5 15.5 ns 1.5 4.3 9.3 1.5 12.0 ns 1.0 3.2 8.9 1.0 11.5 ns 2.0 2.7 10.5 2.0 13.5 ns 2.5 4.6 9.0 2.5 11.5 ns 2.1 4.9 8.6 2.1 11.0 ns 1.0 2.7 9.3 1.0 12.0 ns 1.5 3.5 9.0 1.5 11.5 ns 2.0 3.2 8.6 2.0 11.0 ns Product data sheet Rev. 8 15 March 2012 10 of 20

Table 7. Dynamic characteristics continued = 0 V; t r = t f 2.5 ns; C L = 50 pf; for test circuit see Figure 7. Symbol Parameter Conditions T amb = 40 C to +85 C T amb = 40 C to +125 C Unit C PD power dissipation capacitance [1] All typical values are measured at nominal voltage for V CC(B) and V CC(A) and at T amb =25 C. t pd is the same as t PLH and t PHL. t en is the same as t PZL and t PZH. t dis is the same as t PLZ and t PHZ. [3] C PD is used to determine the dynamic power dissipation (P D in W). P D =C PD V CC 2 f i N+ (C L V CC 2 f o ) where: f i = input frequency in MHz; f o = output frequency in MHz; C L = output load capacitance in pf; V CC = supply voltage in V; N = number of inputs switching; (C L V 2 CC f o ) = sum of outputs. [4] The condition is V I = to V CC. 11. AC waveforms Min Typ [1] Max Min Max 5 V port: nan to nbn; [3][4] V CC(B) = 5 V; V CC(A) = 3.3 V outputs enabled - 30 - - - pf outputs disabled - 15 - - - pf 3 V port: nbn to nan; [3][4] V CC(B) = 5 V; V CC(A) = 3.3 V outputs enabled - 40 - - - pf outputs disabled - 5 - - - pf nan, nbn input V I t PHL V M t PLH V OH nbn, nan output V OL V M 001aaa792 Fig 5. Measurement points are given in Table 8. V OL and V OH are typical output voltage levels that occur with the output load. Input (nan, nbn) to output (nbn, nan) propagation delays Product data sheet Rev. 8 15 March 2012 11 of 20

V I noe input V M t PLZ t PZL V CC output LOW-to-OFF OFF-to-LOW V OL V X V M t PHZ t PZH V OH output HIGH-to-OFF OFF-to-HIGH outputs enabled V Y outputs disabled V M outputs enabled mna362 Fig 6. Measurement points are given in Table 8. V OL and V OH are typical output voltage levels that occur with output load. 3-state enable and disable times Table 8. Measurement points Direction Supply voltage Input Output nan port to nbn port nbn port to nan port nan port to nbn port nbn port to nan port V CC(A) V CC(B) V I V M V M V X V Y 2.3 V to 2.7 V 2.7 V to 3.6 V V CC(A) 0.5 V CC(A) 1.5 V V OL(B) + 0.3 V V OH(B) 0.3 V 2.3 V to 2.7 V 2.7 V to 3.6 V 2.7 V 1.5 V 0.5 V CC(A) V OL(A) + 0.15 V V OH(A) 0.15 V 2.7 V to 3.6 V 4.5 V to 5.5 V 2.7 V 1.5 V 0.5 V CC(B) 0.2 V CC(B) 0.8 V CC(B) 2.7 V to 3.6 V 4.5 V to 5.5 V 3.0 V 1.5 V 1.5 V V OL(A) + 0.3 V V OH(A) 0.3 V Product data sheet Rev. 8 15 March 2012 12 of 20

V EXT V CC G V I DUT V O RL RT CL RL mna616 Fig 7. Test data is given in Table 9. Definitions for test circuit: R T = Termination resistance should be equal to output impedance Z o of the pulse generator. C L = Load capacitance including jig and probe capacitance. R L = Load resistance. Test circuit for measuring switching times Table 9. Test data Direction Supply voltage Load V EXT nan port to nbn port nbn port to nan port nan port to nbn port nbn port to nan port V CC(A) V CC(B) C L R L t PLH, t PHL t PZH, t PHZ t PZL, t PLZ 2.3 V to 2.7 V 2.7 V to 3.6 V 50 pf 500 open 2 V CC 2.3 V to 2.7 V 2.7 V to 3.6 V 50 pf 500 open 6.0 V 2.7 V to 3.6 V 4.5 V to 5.5 V 50 pf 500 open 2 V CC 2.7 V to 3.6 V 4.5 V to 5.5 V 50 pf 500 open 6.0 V Product data sheet Rev. 8 15 March 2012 13 of 20

12. Package outline SSOP48: plastic shrink small outline package; 48 leads; body width 7.5 mm SOT370-1 D E A X c y H E v M A Z 48 25 Q A 2 A 1 (A ) 3 A pin 1 index θ L p 1 24 L e b p w M detail X 0 5 10 mm scale DIMENSIONS (mm are the original dimensions) A UNIT A 1 A 2 A 3 b p c D (1) E (1) e H E L L p Q v w y Z(1) max. 0.4 2.35 0.3 0.22 16.00 7.6 10.4 1.0 1.2 0.85 mm 2.8 0.25 0.635 1.4 0.25 0.18 0.1 0.2 2.20 0.2 0.13 15.75 7.4 10.1 0.6 1.0 0.40 θ o 8 o 0 Note 1. Plastic or metal protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEITA EUROPEAN PROJECTION ISSUE DATE SOT370-1 MO-118 99-12-27 03-02-19 Fig 8. Package outline SOT370-1 (SSOP48) Product data sheet Rev. 8 15 March 2012 14 of 20

TSSOP48: plastic thin shrink small outline package; 48 leads; body width 6.1 mm SOT362-1 D E A X y c H E v M A Z 48 25 Q A 2 A 1 (A ) 3 A pin 1 index 1 24 detail X L p L θ e bp w M 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions). A UNIT A 1 A 2 A 3 b p c D (1) E (2) e H E L L p Q v w y Z max. 0.15 1.05 0.28 0.2 12.6 6.2 8.3 0.8 0.50 0.8 mm 1.2 0.25 0.5 1 0.25 0.08 0.1 0.05 0.85 0.17 0.1 12.4 6.0 7.9 0.4 0.35 0.4 θ o 8 o 0 Notes 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEITA EUROPEAN PROJECTION ISSUE DATE SOT362-1 MO-153 99-12-27 03-02-19 Fig 9. Package outline SOT362-1 (TSSOP48) Product data sheet Rev. 8 15 March 2012 15 of 20

HXQFN60: plastic compatible thermal enhanced extremely thin quad flat package; no leads; 60 terminals; body 4 x 6 x 0.5 mm SOT1134-2 D B A terminal 1 index area E A A 2 A 1 detail X e 2 e 1 b er v w C C A B v w C A B e C L 1 D2 D6 A11 1/2 e A16 B8 B10 et D3 D7 y 1 C C y L er et A10 B7 B11 A17 e E h e 3 e 4 1/2 e B1 B17 A1 terminal 1 index area D5 D1 A32 B20 B18 D h A27 A26 D8 et D4 er X et K er 0 5 mm Dimensions Unit A A 1 A 2 b D D h E E h e e 1 e 2 e 3 e 4 er et K L L 1 v w y y 1 mm max nom min 0.50 0.08 0.05 0.02 0.42 0.40 0.38 0.28 0.23 0.18 4.1 4.0 3.9 1.95 1.85 1.75 6.1 6.0 5.9 3.95 3.85 3.75 0.5 1.0 2.5 3.0 4.5 0.5 0.49 0.25 0.20 0.15 0.28 0.23 0.18 0.195 0.145 0.095 0.1 0.05 0.08 0.1 sot1134-2_po Outline version References IEC JEDEC JEITA European projection Issue date SOT1134-2 - - - - - - - - - 11-08-15 Fig 10. Package outline SOT1134-2 (HXQFN60) Product data sheet Rev. 8 15 March 2012 16 of 20

13. Abbreviations Table 10. Acronym CMOS DUT ESD HBM MM TTL Abbreviations Description Complementary Metal Oxide Semiconductor Device Under Test ElectroStatic Discharge Human Body Model Machine Model Transistor-Transistor Logic 14. Revision history Table 11. Revision history Document ID Release date Data sheet status Change notice Supersedes v.8 20120315 Product data sheet - v.7 Modifications: For type number BX the sot code has changed to SOT1134-2. v.7 20111117 Product data sheet - v.6 Modifications: Legal pages updated. v.6 20110616 Product data sheet - v.5 v.5 20100413 Product data sheet - v.4 v.4 20081111 Product data sheet - v.3 v.3 20040914 Product data sheet - v.2 v.2 20040601 Product data sheet - v.1 v.1 19980826 Product specification - - Product data sheet Rev. 8 15 March 2012 17 of 20

15. Legal information 15.1 Data sheet status Document status [1] Product status [3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [1] Please consult the most recently issued document before initiating or completing a design. The term short data sheet is explained in section Definitions. [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com. 15.2 Definitions Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. Product specification The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet. 15.3 Disclaimers Limited warranty and liability Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia. In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia s aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia. Right to make changes Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of a Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer s own risk. Applications Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer s sole responsibility to determine whether the Nexperia product is suitable and fit for the customer s applications and products planned, as well as for the planned application and use of customer s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer s applications or products, or the application or use by customer s third party customer(s). Customer is responsible for doing all necessary testing for the customer s applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer s third party customer(s). Nexperia does not accept any liability in this respect. Limiting values Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. Terms and conditions of commercial sale Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer s general terms and conditions with regard to the purchase of Nexperia products by customer. No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Product data sheet Rev. 8 15 March 2012 18 of 20

Export control This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities. Non-automotive qualified products Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia s warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia s specifications such use shall be solely at customer s own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia s standard warranty and Nexperia s product specifications. Translations A non-english (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions. 15.4 Trademarks Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. 16. Contact information For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Product data sheet Rev. 8 15 March 2012 19 of 20

17. Contents 1 General description...................... 1 2 Features and benefits.................... 1 3 Ordering information..................... 2 4 Functional diagram...................... 2 5 Pinning information...................... 4 5.1 Pinning............................... 4 5.2 Pin description......................... 6 6 Functional description................... 6 7 Limiting values.......................... 6 8 Recommended operating conditions........ 7 9 Static characteristics..................... 8 10 Dynamic characteristics.................. 9 11 AC waveforms......................... 11 12 Package outline........................ 14 13 Abbreviations.......................... 17 14 Revision history........................ 17 15 Legal information....................... 18 15.1 Data sheet status...................... 18 15.2 Definitions............................ 18 15.3 Disclaimers........................... 18 15.4 Trademarks........................... 19 16 Contact information..................... 19 17 Contents.............................. 20 For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 15 March 2012