A VLSI Implementation of Three-Lift Controller Based on Verilog * Patchala Kiran Babu 1 H.Raghunath Rao 2

Similar documents
EFFICIENT FPGA IMPLEMENTATION OF 2 ND ORDER DIGITAL CONTROLLERS USING MATLAB/SIMULINK

FPGA Implementation of Desensitized Half Band Filters

FPGA Implementation of Digital Modulation Techniques BPSK and QPSK using HDL Verilog

Design And Implementation of FM0/Manchester coding for DSRC. Applications

VLSI IMPLEMENTATION OF MODIFIED DISTRIBUTED ARITHMETIC BASED LOW POWER AND HIGH PERFORMANCE DIGITAL FIR FILTER Dr. S.Satheeskumaran 1 K.

2014, IJARCSSE All Rights Reserved Page 459

IJITKMI Volume 6 Number 2 July-December 2013 pp FPGA-based implementation of UART

FPGA Implementation of PAPR Reduction Technique using Polar Clipping

Design of Multiplier Less 32 Tap FIR Filter using VHDL

VHDL based Design of Convolutional Encoder using Vedic Mathematics and Viterbi Decoder using Parallel Processing

DESIGN OF LOW POWER HIGH SPEED ERROR TOLERANT ADDERS USING FPGA

Single Chip FPGA Based Realization of Arbitrary Waveform Generator using Rademacher and Walsh Functions

Analysis of Parallel Prefix Adders

A Low Power VLSI Design of an All Digital Phase Locked Loop

32-Bit CMOS Comparator Using a Zero Detector

A LOW POWER SINGLE PHASE CLOCK DISTRIBUTION USING 4/5 PRESCALER TECHNIQUE

VLSI Implementation of Digital Down Converter (DDC)

A Novel Approach to 32-Bit Approximate Adder

DESIGN OF LOW POWER / HIGH SPEED MULTIPLIER USING SPURIOUS POWER SUPPRESSION TECHNIQUE (SPST)

The Application of System Generator in Digital Quadrature Direct Up-Conversion

PE713 FPGA Based System Design

An Optimized Design for Parallel MAC based on Radix-4 MBA

High Speed & High Frequency based Digital Up/Down Converter for WCDMA System

Implementation of Huffman Decoder on Fpga

Performance Measurement of Digital Modulation Schemes Using FPGA

Design and Implementation of Hybrid Parallel Prefix Adder

Hardware/Software Co-Simulation of BPSK Modulator and Demodulator using Xilinx System Generator

POWER EFFICIENT IMPLEMENTATION OF FM0/ MANCHESTER ENCODING ARCHITECTURE

Implementation of Parallel Multiplier-Accumulator using Radix- 2 Modified Booth Algorithm and SPST

Lecture 1. Tinoosh Mohsenin

Digital Systems Design

GESTURE BASED HOME AUTOMATION SYSTEM USING SPARTAN 3A, ASIC

Implementation of a Block Interleaver Structure for use in Wireless Channels

Implementation of 256-bit High Speed and Area Efficient Carry Select Adder

Design of NCO by Using CORDIC Algorithm in ASIC-FPGA Technology

Technology Timeline. Transistors ICs (General) SRAMs & DRAMs Microprocessors SPLDs CPLDs ASICs. FPGAs. The Design Warrior s Guide to.

FPGA Implementation of Ternary Pulse Compression Sequences with Superior Merit Factors

Design and synthesis of FPGA for speed control of induction motor

Hardware/Software Co-Simulation of BPSK Modulator Using Xilinx System Generator

Optimization of energy consumption in a NOC link by using novel data encoding technique

Implementation and Comparison of Low Pass FIR Filter on FPGA Using Different Techniques

A High Speed Wallace Tree Multiplier Using Modified Booth Algorithm for Fast Arithmetic Circuits

Energy Efficient Memory Design using Low Voltage Complementary Metal Oxide Semiconductor on 28nm FPGA

ISSN Vol.05, Issue.07, July-2017, Pages:

XBee based Remote-Controllable and Energy-Saving Room Architecture

DESIGN OF A HIGH SPEED MULTIPLIER BY USING ANCIENT VEDIC MATHEMATICS APPROACH FOR DIGITAL ARITHMETIC

PV SYSTEM BASED FPGA: ANALYSIS OF POWER CONSUMPTION IN XILINX XPOWER TOOL

CHAPTER III THE FPGA IMPLEMENTATION OF PULSE WIDTH MODULATION

Realization of 8x8 MIMO-OFDM design system using FPGA veritex 5

Implementation of Gesture Recognition System for Home Automation using FPGA and ARM Controller

Design Of Fpga Based Pwm Solar Power Inverter For Livelihood Generation In Rural Areas

Design and Implementation Radix-8 High Performance Multiplier Using High Speed Compressors

Verilog Implementation of UART with Status Register Sangeetham Rohini 1

Design and Implemetation of Degarbling Algorithm

Implementation and Performance Evaluation of Prefix Adders uing FPGAs

Design of Digital FIR Filter using Modified MAC Unit

Efficient Implementation of Parallel Prefix Adders Using Verilog HDL

Field Programmable Gate Array Implementation and Testing of a Minimum-phase Finite Impulse Response Filter

Parallel Architecture for Optical Flow Detection Based on FPGA

Course Summary. 3213: Digital Systems & Microprocessors: L#14_15

Design and Simulation of Universal Asynchronous Receiver Transmitter on Field Programmable Gate Array Using VHDL

DIGITAL BASEBAND PROCESSOR DESIGN OF PASSIVE RADIO FREQUENCY IDENTIFICATION TAG FOR ULTRA WIDEBAND TRANSCEIVER

Tracking multiple mobile targets based on the ZigBee standard

Design and Implementation of Parallel Micro-programmed FIR Filter Using Efficient Multipliers on FPGA

International Journal of Advanced Research in Computer Science and Software Engineering

ECE6332 VLSI Eric Zhang & Xinfei Guo Design Review

EECS150 - Digital Design Lecture 28 Course Wrap Up. Recap 1

Design of an Embedded System for Early Detection of Earthquake

A Simulation of Wideband CDMA System on Digital Up/Down Converters

A Survey on Power Reduction Techniques in FIR Filter

A Dynamic Reconcile Algorithm for Address Generator in Wimax Deinterleaver

International Journal of Computer Engineering and Applications, Volume XI, Issue XI, Nov. 17, ISSN

Vol. 2, Issue I, Jan ISSN

An Efficient Method for Implementation of Convolution

LOW POWER HIGH SPEED MODIFIED SQRT CSLA DESIGN USING D-LATCH & BK ADDER

Wave Pipelined Circuit with Self Tuning for Clock Skew and Clock Period Using BIST Approach

Research Article. Amiya Karmakar Ȧ,#, Deepshikha Mullick Ḃ,#,* and Amitabha Sinha Ċ. Abstract

POWER OPTIMIZED DATAPATH UNITS OF HYBRID EMBEDDED CORE ARCHITECTURE USING CLOCK GATING TECHNIQUE

FPGA Based Efficient Median Filter Implementation Using Xilinx System Generator

DESIGN OF INTELLIGENT PID CONTROLLER BASED ON PARTICLE SWARM OPTIMIZATION IN FPGA

A Novel High-Speed, Higher-Order 128 bit Adders for Digital Signal Processing Applications Using Advanced EDA Tools

International Journal of Modern Engineering and Research Technology

Design and Implementation of High Speed Carry Select Adder

A Fixed-Width Modified Baugh-Wooley Multiplier Using Verilog

A COMPARATIVE ANALYSIS OF AN ULTRA-LOW VOLTAGE 1-BIT FULL SUBTRACTOR DESIGNED IN BOTH DIGITAL AND ANALOG ENVIRONMENTS

Hardware Implementation of OFDM Transceiver. Authors Birangal U. M 1, Askhedkar A. R 2 1,2 MITCOE, Pune, India

A FPGA Implementation of Power Efficient Encoding Schemes for NoC with Error Detection

Design and Implementation of Carry Select Adder Using Binary to Excess-One Converter

Fpga Implementation of Truncated Multiplier Using Reversible Logic Gates

An Improved DV-Hop Localization Algorithm Based on Hop Distance and Hops Correction

SIMILARITY ORIENTED LOGIC SIMPLIFICATION BETWEEN UNIPOLAR RETURN TO ZERO AND MANCHESTER CODES

Development of Timer Core Based on 82C54 Using VHDL

Design and Estimation of delay, power and area for Parallel prefix adders

Implementation Of Radix-10 Matrix Code Using High Speed Adder For Error Correction

BPSK System on Spartan 3E FPGA

High Speed Speculative Multiplier Using 3 Step Speculative Carry Save Reduction Tree

Xilinx Implementation of Pulse Width Modulation Generation using FPGA

Design and Implementation of High Speed Area Efficient Carry Select Adder Using Spanning Tree Adder Technique

Design of Signed Multiplier Using T-Flip Flop

Performance Enhancement of the RSA Algorithm by Optimize Partial Product of Booth Multiplier

Transcription:

A VLSI Implementation of Three-Lift Controller Based on Verilog * Patchala Kiran Babu 1 H.Raghunath Rao 2 1 PG Student (M. Tech), Dept. of ECE, Chirala Engineering College, Chirala., A.P, India. 2 Associate Professor, Dept. of ECE, Chirala Engineering College, Chirala., A.P, India. Abstract: The high growth of the semiconductor industry over the past two decades has put Very Large Scale Integration in demand all over the world. The basics of digital logic theory and techniques are easily understood by the design based on VLSI technology. These are the core fundamentals of the fast, high-speed complex digital circuits. As day to day the technology is gradually improving. So obviously the designs have to be made simpler for enjoying the benefits. To do that, a Three-Lift Controller is modeled. In the proposed design a VERILOG RTL code is developed to control the lift moment based on the request it will get. For that a finite state machine is developed to know from which state to state the controller is changing based on the requests from the end user. Lift is also called as Elevator or car. The design is based on the synchronous input which should be operating with a fixed sort of frequency. Finally the RTL is verified and implemented in XILINX ISE. In this work, the real-time three-lift controller will be modeled with Verilog HDL code using Finite-State machine (FSM) model to achieve the logic in optimized way. Keywords: FSM, Controller, Elevator control. 1. Introduction An elevator is a device designed as a convenience appliance that has evolved to become an unavoidable feature of modern day urban life. An elevator is defined as, A machine that carries people or goods up and down to different levels in a building or mine. While a standalone elevator is a simple electro-mechanical device, an elevator system may consist of multiple standalone elevator units whose operations are controlled and coordinated by a master controller. Such controllers are designed to operate with maximum efficiency in terms of service as well as resource utilization. This project details the design of a elevator controller using VERILOG. The Elevators/Lifts are used in multi store buildings as a means of transport between various floors. Elevator is a device designed as a convenience appliance that has evolved to become an unavoidable ISSN: 2231-5381 http://www.ijettjournal.org Page 43

features of modern day in urban life normally.the lifts is controlled by Microprocessor based systems, which are costlier. It is proposed to design a low cost and compact dedicated controller. The Elevator Controller is a device used to control a lift motion and to indicate the direction of motion, and the present floor level, etc. The device control the lift motion by means of accepting the floor level as input and generate control signals (for control the lift motion) as output. We developed a VERILOG code for 3-story elevator control system for the cases of elevator moving up and down. The design and simulation of the Elevator controller can be performed using VERILOG. Also the Timings of various signals can be verified. VERILOG is a hardware description language used in electronic design automation to describe digital and mixed-signal systems such as field-programmable gate arrays and integrated circuits. The key advantage of VERILOG when used for systems design is that it allows the behavior of the required system to be described (modeled) and verified (simulated) before synthesis tools translate the design into real hardware. VERILOG project is multipurpose. Being created once, calculation block can be used in many other projects. However, many formational and functional block parameters can be tuned that are capacity parameters, memory size, element base, block composition and interconnection structure. 2. PRINCIPLE OF ELEVATOR CONTROLLER Elevator controller is an elementary system consisting of elevator serving 3 floors. The elevator car has a pair of control buttons (up / down) for moving the elevator up and down. The floors also have call buttons to call for the service of the elevator system. The following principles have been applied during the design of the elevator controller: The floors are defined as first floor and second etc. A floor call is serviced using the elevator. Upon arrival at a floor, the doors open immediately. Doors remain open before closure. If an obstruction is detected when door is about to close, it remains open Each elevator car is treated as a sub-system controlled by the controller. Elevator Up / Down buttons are connected to elevator units. ISSN: 2231-5381 http://www.ijettjournal.org Page 44

Each door unit is treated as a subsystem controlled by the respective elevator car. Floor call buttons are connected to the elevator controller. Figure 1 Block diagram of Elevator Controller technology and performing placing & routing operation for system verification. Figure 3 shows the simulation result of the designed elevator controller and Figure 4 & 5 shows the RTL schematic of the design. The device utilization summary is shown in Table 1. From the device utilization summary it shows that the resources consumed for developing this system is very less. STATE FLOW The entire elevator controller system has been treated as a collection of smaller sub-systems viz. door units, elevator units and the master controller. The following sections describe these subsystems. ELEVATOR UNITS: The elevator units are controlled by the master controller through a set of elevator commands. The status of each of the elevator units is passed on to the master controller as an input. Table below shows the model commands and corresponding state transitions. 3. Results and Conclusions In this paper the proposed design used Xilinx-ISE tool for logical verification, and further synthesizing it on Xilinx-ISE tool using target Figure 2 MODEL FLOW DIAGRAM FOR THE ELEVATOR UNIT ISSN: 2231-5381 http://www.ijettjournal.org Page 45

Table 1 Device Utilization Summary (estimated values) Logic Utilization Used Available Utilization Number of Slices 20 768 2% Number of Slice Flip Flops Number of 4 input LUTs Number of bonded IOBs Number of GCLKs 24 1536 1% 31 1536 2% 32 124 25% 1 8 12% Figure 3 Simulation Results Acknowledgements The authors would like to thank the anonymous reviewers for their comments which were very helpful in improving the quality and presentation of this paper. References: [1] Sumi M, Ebrahim A. Soujeri, Rahim Rajan, Harikrishnan A. I, Design Figure 4 RTL SCHEMATIC Figure 5 RTL SCHEMATIC of a zigbee-based RFID network for industry applications, proceedings of the 2nd international conference on Security of information and networks, 2009, pp. 111-116. [2] Satoshi Takahashi, Jeffrey Wong, Masakazu Miyamae, Tsutomu Terada, Haruo Noma, Tomoji Toriyama, Kiyoshi Kogure, Shojiro Nishio, A ZigBee-based sensor node for tracking people's locations, proceedings of the 2nd ACM international conference on Contextawareness for selfmanaging systems, 2008, pp. 34-38. ISSN: 2231-5381 http://www.ijettjournal.org Page 46

[3] Sharly Joana Halder, Tae Young Choi, Jin Hyung Park, Sung Hun Kang, Sin Woo Park, Joon Goo Park, Enhanced ranging using adaptive filter of ZIGBEE RSSI and LQI measurement, Proceedings of the 10th International Conference on Information Integration and Web-based Applications & Services, 2008, pp. 367-373. [4] Yu Hai-bin, Zeng Pengo Intelligent Wireless Sensor Network Systems [M). Beijing: Science Press, 2006. [5] Zigbee Standards Organization, Zigbee Specification, Zigbee Document 053474r17, January 17, 2008. [6] S. Wei, L. Li-li, Multi-parameter Monitoring System for Coal Mine based on Wireless Sensor Network Technology, Proc. international IEEE Conference on Industrial Mechatronics and Automation, pp 225-27, 2009. [7] N. Chaamwe, W. Liu, H. Jiang, Seismic Monitoring in Underground Mines: A case of Mufulira Mine in Zambia Using wireless Sensor Networks for Seismic Monitoring, Proc. IEEE international Conference on Electronics and Information Engineering, vol. 1(V1), pp 310-14, 2010. [8] Qiao Ying-xu, Design of Wireless Sensor Networks Node Based OnTinyOS Operating System.The 3th International Conference on Computer Science and Education[C] 2008.7 1201-1204 [9] Jilin Li, "Status and Development Trend of Coal Mine Safety Monitoring System", Journal, Coal Technology, Harbin, 2008(l1),pp. 4-5. [10] Stefano Tennina, Marco Di Renzo, Fabio Graziosi, Fortunato Santucci, Locating zigbee nodes using the tis cc2431 location engine: a testbed platform and new solutions for positioning estimation of wsns in dynamic indoor environments, Proceedings of the first ACM international workshop on Mobile entity localization and tracking in GPS-less environments, 2008, pp. 37-42. Authors Profile: Patchala Kiran Babu is Pursuing his M. Tech from Chirala Engineering College, Chirala in the department of Electronics & Communication Engineering (ECE) with specialization in VLSI & Embedded systems. H. RAGHUNATHA RAO is working as an Associate Professor in the ECE in Chirala Engineering College, Chirala. He has completed masters from JNTUK. He has over 14 years of teaching experience. ISSN: 2231-5381 http://www.ijettjournal.org Page 47