GENERAL-PURPOSE LOW-VOLTAGE COMPARATORS

Similar documents
Data sheet acquired from Harris Semiconductor SCHS083B Revised March 2003

SN74LVC1G32-Q1 SINGLE 2-INPUT POSITIVE-OR GATE

description/ordering information

SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

LP324, LP2902 ULTRA-LOW-POWER QUADRUPLE OPERATIONAL AMPLIFIERS

1 to 4 Configurable Clock Buffer for 3D Displays

ua9637ac DUAL DIFFERENTIAL LINE RECEIVER

Data sheet acquired from Harris Semiconductor SCHS038C Revised October 2003


SN74LV04A-Q1 HEX INVERTER

description/ordering information

SN75150 DUAL LINE DRIVER

LF411 JFET-INPUT OPERATIONAL AMPLIFIER

AVAILABLE OPTIONS PACKAGE VIOmax SMALL OUTLINE. PLASTIC DIP at 25 C (D) (P) 0 C to 70 C 5 mv LM306D LM306P

ORDERING INFORMATION T A PACKAGE ORDERABLE PART NUMBER. SOIC D Tape and reel SN74CBTD3306DR 40 C to85 C

CD74HC4017-Q1 HIGH-SPEED CMOS LOGIC DECADE COUNTER/DIVIDER WITH 10 DECODED OUTPUTS

SINGLE 2-INPUT POSITIVE-AND GATE

SN74LVC1G08-EP SINGLE 2-INPUT POSITIVE-AND GATE

ORDERING INFORMATION ORDERABLE PART NUMBER SN74CBTS3306PWR

PRECISION MICROPOWER SHUNT VOLTAGE REFERENCE

SN74LVC1G14-EP SINGLE SCHMITT-TRIGGER INVERTER SCES674 MARCH 2007

SN74LVC1G00-EP SINGLE 2-INPUT POSITIVE-NAND GATE

SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

SN75157 DUAL DIFFERENTIAL LINE RECEIVER

74ACT11244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS

SN74AUC1G14-EP SINGLE SCHMITT-TRIGGER INVERTER

description/ordering information

Dual Voltage Detector with Adjustable Hysteresis

5-V Dual Differential PECL Buffer-to-TTL Translator

TL780 SERIES POSITIVE-VOLTAGE REGULATORS

AM26C31-EP QUADRUPLE DIFFERENTIAL LINE DRIVER

CD54HC4015, CD74HC4015

AVAILABLE OPTIONS PACKAGE SMALL OUTLINE (D) The D package is available taped and reeled. Add the suffix R to the device type (i.e., LT1030CDR).

3.3 V Dual LVTTL to DIfferential LVPECL Translator

TL4581 DUAL LOW-NOISE HIGH-DRIVE OPERATIONAL AMPLIFIER

SN74LVC138A-Q1 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER SCAS708B SEPTEMBER 2003 REVISED FEBRUARY 2008

SN74LVC2G32-EP DUAL 2-INPUT POSITIVE-OR GATE

5-V PECL-to-TTL Translator

SN74CBT3861DWR 10-BIT FET BUS SWITCH. description. logic diagram (positive logic)

SN74AUC1G02 SINGLE 2-INPUT POSITIVE-NOR GATE

SN74AUC1G86 SINGLE 2-INPUT EXCLUSIVE-OR GATE SCES389J MARCH 2002 REVISED NOVEMBER 2007

ORDERING INFORMATION. SOIC DW Tape and reel SN74CBT3384ADWR

CD54HC7266, CD74HC7266

SN75124 TRIPLE LINE RECEIVER

LM2900, LM3900 QUADRUPLE NORTON OPERATIONAL AMPLIFIERS

SN54ALS09, SN74ALS09 QUADRUPLE 2-INPUT POSITIVE-AND GATES WITH OPEN-COLLECTOR OUTPUTS

SN74LV374A-Q1 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

ORDERING INFORMATION. QFN RGY Tape and reel SN74CBT3257RGYR CU257. SOIC D Tape and reel SN74CBT3257DR

Supports Partial-Power Down Mode 4.5-V to 5.5-V V Operation. (Output Ground Bounce) <0.8 V at V ESD Protection Exceeds JESD 22

CD54/74AC283, CD54/74ACT283

±24-mA Output Drive at 3.3 V Operates from 1.65 V to 3.6 V Latch-Up Performance Exceeds 250 ma Per Max t pd of 3.4 ns at 3.

This device contains a single 2-input NOR gate that performs the Boolean function Y = A B or Y = A + B in positive logic. ORDERING INFORMATION

SN75471 THRU SN75473 DUAL PERIPHERAL DRIVERS

PRECISION VOLTAGE REGULATORS

CD74AC251, CD74ACT251

SN54ALS139, SN74ALS139 DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS

description logic diagram (positive logic) logic symbol

SN54ALS38B, SN74ALS38B QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS WITH OPEN-COLLECTOR OUTPUTS

description/ordering information

SN54AC04, SN74AC04 HEX INVERTERS

SN75158 DUAL DIFFERENTIAL LINE DRIVER

ORDERING INFORMATION. QFN RGY Tape and reel SN74CBT3253RGYR CU253. SOIC D Tape and reel SN74CBT3253DR

DUAL BUFFER/DRIVER WITH OPEN-DRAIN OUTPUTS

TPS76130, TPS76132, TPS76133, TPS76138, TPS76150 LOW-POWER 100-mA LOW-DROPOUT LINEAR REGULATORS

SINGLE SCHMITT-TRIGGER BUFFER

SN74AUC1G125 SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

Undershoot Protection for OFF Isolation on A Control Inputs Can Be Driven by TTL or. ) Characteristics Latch-Up Performance Exceeds 100 ma Per (r on

MC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS

SN74LVC2G04-EP DUAL INVERTER GATE

SN74AUC1G00 SINGLE 2-INPUT POSITIVE-NAND GATE

CD54HC147, CD74HC147, CD74HCT147

CD54HC283, CD74HC283, CD54HCT283, CD74HCT283

CD74HC4538-Q1 HIGH-SPEED CMOS LOGIC DUAL RETRIGGERABLE PRECISION MONOSTABLE MULTIVIBRATOR

CD54HC280, CD74HC280, CD54HCT280, CD74HCT280

SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

P-Channel NexFET Power MOSFET

RC4136, RM4136, RV4136 QUAD GENERAL-PURPOSE OPERATIONAL AMPLIFIERS

CD54/74AC280, CD54/74ACT280

3.3 V ECL 1:2 Fanout Buffer

Supports Partial-Power-Down Mode 4.5-V to 5.5-V V Operation. (Output Ground Bounce) <0.8 V at V ESD Protection Exceeds JESD 22

Dual Inverter Gate Check for Samples: SN74LVC2GU04

High-Side, Bidirectional CURRENT SHUNT MONITOR

CY74FCT257T QUAD 2-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS

description block diagram

A733C...D, N, OR NS PACKAGE (TOP VIEW) ORDERING INFORMATION

LOW-POWER DUAL INVERTER GATE

ORDERING INFORMATION. TOP-SIDE MARKING PDIP N Tube SN74S1051N SN74S1051N

2.5-V INTEGRATED REFERENCE CIRCUIT

SN54AC574, SN74AC574 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS SDLS031A DECEMBER 1983 REVISED DECEMBER 2001

1OE 1Y1 1A1 1A2 1Y2 1Y3 1A3 1A4 1Y4 2OE 2Y1 2A1 2Y2 2A2 2A3 2Y3 2Y4 2A4 POST OFFICE BOX DALLAS, TEXAS 75265

CD54HC251, CD74HC251, CD54HCT251, CD74HCT251

description/ordering information

CD54HC4049, CD74HC4049, CD54HC4050, CD74HC4050

UC1846-EP CURRENT-MODE PWM CONTROLLER

+5V Precision VOLTAGE REFERENCE

CD74HC4051-Q1 ANALOG MULTIPLEXER/DEMULTIPLEXER

ORDERING INFORMATION PACKAGE

SN54HCT540, SN74HCT540 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

LOW-DROPOUT VOLTAGE REGULATORS

Transcription:

1 LMV331-Q1 SINGLE, LMV393-Q1 DUAL SLOS468D MAY 2005 REVISED AUGUST 2011 GENERAL-PURPOSE LOW-VOLTAGE COMPARATORS Check for Samples: LMV331-Q1 SINGLE, LMV393-Q1 DUAL 1FEATURES Qualified for Automotive Applications 2.7-V and 5-V Performance Low Supply Current LMV331... 60 μa Typ LMV393... 100 μa Typ Input Common-Mode Voltage Range Includes Ground Low Output Saturation Voltage... 200 mv Typ Open-Collector Output for Maximum Flexibility LMV393...D PACKAGE (TOP VIEW) 1OUT 1IN 1IN+ GND 1 2 3 4 8 7 6 5 2OUT 2IN 2IN+ LMV331...DBV PACKAGE (TOP VIEW) IN+ GND IN 1 2 3 5 4 V CC+ V CC+ OUT DESCRIPTION/ORDERING INFORMATION The LMV393-Q1 device is a low-voltage (2.7 V to 5.5 V) version of the dual and quad comparators, LM393 and LM339, which operate from 5 V to 30 V. The LMV331-Q1 is the single-comparator version. The LMV331-Q1 and LMV393-Q1 are the most cost-effective solutions for applications where low-voltage operation, low power, space saving, and price are the primary specifications in circuit design for portable consumer products. These devices offer specifications that meet or exceed the familiar LM339 and LM393 devices at a fraction of the supply current. ORDERING INFORMATION (1) T A PACKAGE (2) ORDERABLE PART NUMBER TOP-SIDE MARKING (3) 40 C to 125 C Single SOT23-5 DBV Reel of 3000 LMV331QDBVRQ1 LADQ Dual SOIC D Reel of 2500 LMV393QDRQ1 V393Q1 (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at. (2) Package drawings, thermal data, and symbolization are available at /packaging. (3) DBV: The actual top-side marking has one additional character that designates the wafer fab/assembly site. Figure 1. SYMBOL (EACH COMPARATOR) IN IN+ + OUT Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. UNLESS OTHERWISE NOTED this document contains Copyright 2005 2011, Texas Instruments Incorporated PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

LMV331-Q1 SINGLE, LMV393-Q1 DUAL SLOS468D MAY 2005 REVISED AUGUST 2011 Figure 2. SIMPLIFIED SCHEMATIC V CC+ Q6 Q7 M OUT IN+ Q1 Q2 Q3 Q4 Q5 IN R1 R2 R3 GND 2 Copyright 2005 2011, Texas Instruments Incorporated

LMV331-Q1 SINGLE, LMV393-Q1 DUAL SLOS468D MAY 2005 REVISED AUGUST 2011 Absolute Maximum Ratings (1) over operating free-air temperature range (unless otherwise noted) MIN MAX UNIT V CC+ Supply voltage (2) 5.5 V V ID Differential input voltage (3) ±5.5 V V I Input voltage range (either input) 0 5.5 V D (8-pin) package 97 θ JA Package thermal impedance (4) (5) D (14-pin) package 86 C/W DBV package 206 T J Operating virtual junction temperature 150 C T stg Storage temperature range 65 150 C (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. (2) All voltage values (except differential voltages and V CC+ specified for the measurement of I OS ) are with respect to the network GND. (3) Differential voltages are at IN+ with respect to IN. (4) Maximum power dissipation is a function of T J (max), θ JA, and T A. The maximum allowable power dissipation at any allowable ambient temperature is P D = (T J (max) T A )/θ JA. Selecting the maximum of 150 C can affect reliability. (5) The package thermal impedance is calculated in accordance with JESD 51-7. Recommended Operating Conditions MIN MAX UNIT V CC+ Supply voltage (single-supply operation) 2.7 5.5 V V OUT Output voltage V CC+ + 0.3 V T A Operating free-air temperature 40 125 C Copyright 2005 2011, Texas Instruments Incorporated 3

LMV331-Q1 SINGLE, LMV393-Q1 DUAL SLOS468D MAY 2005 REVISED AUGUST 2011 Electrical Characteristics at specified free-air temperature, V CC+ = 2.7 V, GND = 0 V (unless otherwise noted) PARAMETER TEST CONDITIONS T A MIN TYP MAX UNIT V IO Input offset voltage 25 C 1.7 7 mv Average temperature coefficient αv IO 40 C to 125 C 5 μv/ C of input offset voltage 25 C 10 250 I IB Input bias current na 40 C to 125 C 400 25 C 5 50 I IO Input offset current na 40 C to 125 C 150 I O Output current (sinking) V O 1.5 V 25 C 5 23 ma Output leakage current 25 C 0.003 40 C to 125 C 1 0.1 V ICR Common-mode input voltage range 25 C V to 2 V SAT Saturation voltage I O 1 ma 25 C 200 mv LMV331 40 100 I CC Supply current LMV393 (both comparators) 25 C 70 140 μa Switching Characteristics T A = 25 C, V CC+ = 2.7 V, R L = 5.1 kω, GND = 0 V (unless otherwise noted) LMV339 (all four comparators) 140 200 PARAMETER TEST CONDITIONS TYP UNIT Input overdrive = 10 mv 1000 t PHL Propagation delay, high- to low-level output switching ns Input overdrive = 100 mv 350 Input overdrive = 10 mv 500 t PLH Propagation delay, low- to high-level output switching ns Input overdrive = 100 mv 400 μa 4 Copyright 2005 2011, Texas Instruments Incorporated

LMV331-Q1 SINGLE, LMV393-Q1 DUAL SLOS468D MAY 2005 REVISED AUGUST 2011 Electrical Characteristics at specified free-air temperature, V CC+ = 5 V, GND = 0 V (unless otherwise noted) PARAMETER TEST CONDITIONS T A MIN TYP MAX UNIT 25 C 1.7 7 V IO Input offset voltage mv 40 C to 125 C 9 Average temperature coefficient αv IO 25 C 5 μv/ C of input offset voltage 25 C 25 250 I IB Input bias current na 40 C to 125 C 400 25 C 2 50 I IO Input offset current na 40 C to 125 C 150 I O Output current (sinking) V O 1.5 V 25 C 10 84 ma Output leakage current 25 C 0.003 40 C to 125 C 1 0.1 V ICR Common-mode input voltage range 25 C V to 4.2 A VD Large-signal differential voltage gain 25 C 20 50 V/mV 25 C 200 400 V SAT Saturation voltage I O 4 ma mv 40 C to 125 C 700 LMV331 25 C 60 120 40 C to 125 C 150 25 C 100 200 I CC Supply current LMV393 (both comparators) μa 40 C to 125 C 250 Switching Characteristics LMV339 (all four comparators) T A = 25 C, V CC+ = 5 V, R L = 5.1 kω, GND = 0 V (unless otherwise noted) 25 C 170 300 40 C to 125 C 350 PARAMETER TEST CONDITIONS TYP UNIT Input overdrive = 10 mv 600 t PHL Propagation delay, high- to low-level output switching ns Input overdrive = 100 mv 200 Input overdrive = 10 mv 450 t PLH Propagation delay, low- to high-level output switching ns Input overdrive = 100 mv 300 μa Copyright 2005 2011, Texas Instruments Incorporated 5

PACKAGE OPTION ADDENDUM 24-Aug-2014 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Drawing Pins Package Qty Eco Plan LMV331QDBVRQ1 ACTIVE SOT-23 DBV 5 3000 Green (RoHS & no Sb/Br) LMV393QDRQ1 ACTIVE SOIC D 8 2500 Green (RoHS & no Sb/Br) (2) Lead/Ball Finish (6) MSL Peak Temp (3) Op Temp ( C) Device Marking (4/5) CU NIPDAU Level-1-260C-UNLIM -40 to 125 LADQ CU NIPDAU Level-1-260C-UNLIM -40 to 125 V393Q1 Samples (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http:///productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device. (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device. (6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. Addendum-Page 1

PACKAGE OPTION ADDENDUM 24-Aug-2014 In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. OTHER QUALIFIED VERSIONS OF LMV331-Q1, LMV393-Q1 : Catalog: LMV331, LMV393 NOTE: Qualified Version Definitions: Catalog - TI's standard catalog product Addendum-Page 2

PACKAGE MATERIALS INFORMATION 3-Aug-2017 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Reel Diameter (mm) Reel Width W1 (mm) A0 (mm) B0 (mm) K0 (mm) P1 (mm) W (mm) Pin1 Quadrant LMV331QDBVRQ1 SOT-23 DBV 5 3000 179.0 8.4 3.2 3.2 1.4 4.0 8.0 Q3 Pack Materials-Page 1

PACKAGE MATERIALS INFORMATION 3-Aug-2017 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) LMV331QDBVRQ1 SOT-23 DBV 5 3000 203.0 203.0 35.0 Pack Materials-Page 2

SCALE 4.000 PACKAGE OUTLINE DBV0005A SOT-23-1.45 mm max height SMALL OUTLINE TRANSISTOR C 3.0 2.6 0.1 C PIN 1 INDEX AREA 1.75 1.45 B A 1.45 MAX 1 5 1.9 2X 0.95 2 1.9 3.05 2.75 5X 0.5 3 0.3 0.2 C A B 4 (1.1) 0.15 TYP 0.00 0.25 GAGE PLANE 0.22 TYP 0.08 8 0 TYP 0.6 TYP 0.3 SEATING PLANE 4214839/C 04/2017 NOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. Refernce JEDEC MO-178.

DBV0005A EXAMPLE BOARD LAYOUT SOT-23-1.45 mm max height SMALL OUTLINE TRANSISTOR 5X (1.1) PKG 1 5X (0.6) 5 2 SYMM (1.9) 2X (0.95) 3 4 (R0.05) TYP (2.6) LAND PATTERN EXAMPLE EXPOSED METAL SHOWN SCALE:15X SOLDER MASK OPENING METAL METAL UNDER SOLDER MASK SOLDER MASK OPENING EXPOSED METAL EXPOSED METAL 0.07 MAX ARROUND NON SOLDER MASK DEFINED (PREFERRED) 0.07 MIN ARROUND SOLDER MASK DEFINED SOLDER MASK DETAILS 4214839/C 04/2017 NOTES: (continued) 4. Publication IPC-7351 may have alternate designs. 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

DBV0005A EXAMPLE STENCIL DESIGN SOT-23-1.45 mm max height SMALL OUTLINE TRANSISTOR 5X (0.6) 1 5X (1.1) PKG 5 2X(0.95) 2 SYMM (1.9) 3 4 (R0.05) TYP (2.6) SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL SCALE:15X 4214839/C 04/2017 NOTES: (continued) 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations. 7. Board assembly site may have different recommendations for stencil design.

SCALE 4.000 PACKAGE OUTLINE DBV0005A SOT-23-1.45 mm max height SMALL OUTLINE TRANSISTOR C 3.0 2.6 0.1 C PIN 1 INDEX AREA 1.75 1.45 B A 1.45 MAX 1 5 1.9 2X 0.95 2 1.9 3.05 2.75 5X 0.5 3 0.3 0.2 C A B 4 (1.1) 0.15 TYP 0.00 0.25 GAGE PLANE 0.22 TYP 0.08 8 0 TYP 0.6 TYP 0.3 SEATING PLANE 4214839/C 04/2017 NOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. Refernce JEDEC MO-178.

DBV0005A EXAMPLE BOARD LAYOUT SOT-23-1.45 mm max height SMALL OUTLINE TRANSISTOR 5X (1.1) PKG 1 5X (0.6) 5 2 SYMM (1.9) 2X (0.95) 3 4 (R0.05) TYP (2.6) LAND PATTERN EXAMPLE EXPOSED METAL SHOWN SCALE:15X SOLDER MASK OPENING METAL METAL UNDER SOLDER MASK SOLDER MASK OPENING EXPOSED METAL EXPOSED METAL 0.07 MAX ARROUND NON SOLDER MASK DEFINED (PREFERRED) 0.07 MIN ARROUND SOLDER MASK DEFINED SOLDER MASK DETAILS 4214839/C 04/2017 NOTES: (continued) 4. Publication IPC-7351 may have alternate designs. 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

DBV0005A EXAMPLE STENCIL DESIGN SOT-23-1.45 mm max height SMALL OUTLINE TRANSISTOR 5X (0.6) 1 5X (1.1) PKG 5 2X(0.95) 2 SYMM (1.9) 3 4 (R0.05) TYP (2.6) SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL SCALE:15X 4214839/C 04/2017 NOTES: (continued) 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations. 7. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. TI s published terms of sale for semiconductor products (http:///sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services. Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Buyers and others who are developing systems that incorporate TI products (collectively, Designers ) understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications. TI s provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, TI Resources ) are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer s company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice. TI s provision of TI Resources does not expand or otherwise alter TI s applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource. Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. TI RESOURCES ARE PROVIDED AS IS AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements. Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S. TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection. Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer s noncompliance with the terms and provisions of this Notice. Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright 2018, Texas Instruments Incorporated