FAN6208 Secondary-Side Synchronous Rectifier Controller for LLC Topology

June 213 FAN628 Secondary-Side Synchronous Rectifier Controller for LLC Topology Features Specialized SR Controller for LLC or LC Resonant Converters Secondary-Side Timing Detection with Timing Estimator Gate-Shrink Function to Prevent Shoot-Through During Load and Line Transient Green-Mode Function for Higher Efficiency at Light- Load Condition Programmable Dead Time between Primary-Side Gate Drive Signal and SR Drive Signal Advanced Output-Short / Overload Protection Based on the Feedback Information Internal Over-Temperature Protection (OTP) V DD Pin Over-Voltage Protection (OVP) Applications LCD TV PC Power Open-Frame SMPS Description FAN628 is a synchronous rectification (SR) controller for isolated LLC or LC resonant converters that can drive two individual SR MOSFETs emulating the behavior of rectifier diodes. FAN628 measures the SR conduction time of each switching cycle by monitoring the drain-to-source voltage of each SR and determines the optimal timing of the SR gate drive. FAN628 uses the change of opto-coupler diode current to adaptively shrink the duration of SR gate drive signals during load transients to prevent shoot-through. To improve lightload efficiency, Green-Mode operation is employed, which disables the SR drive signals, minimizing gate drive power consumption at light-load condition. Optimal timing circuits and protection functions are integrated in an 8-pin SOP package, which allows highefficiency power supply design with fewer components. Related Resources Evaluation Board: FEBFAN628_CP433v1 Ordering Information Part Number Operating Temperature Range Package Packing Method FAN628MY -4 C to +15 C 8-Pin Small Outline Package (SOP) Tape & Reel FAN628 Rev. 1..3

Application Diagram Primary-Side Secondary-Side V IN V O Lr I P L m I m GATE1 DETL2 GND Cr RP FD GATE2 VDD FAN628 Figure 1. Typical Application Block Diagram VDD Internal Bias Maximum On-Time Function R Q UVLO Timing Estimator S GATE1 7.5/8.5 DET Detector Minimum Re-Trigger Function Green Mode GND Lock Functiom DETL2 Maximum On-Time Function RP Program Dead Time & Green Mode Timing Estimator R S Q GATE2 DET Detector FD Feedback Detection Function Minimum Re-Trigger Function Figure 2. Block Diagram FAN628 Rev. 1..3 2

Marking Information 628 TPM F- Fairchild Logo Z- Plant Code X- Year Code Y- Week Code TT: Die Run Code T - Package Type (M = SOP) P - Y: Green Package M - Manufacture Flow Code Figure 3. Top Mark Pin Configuration GATE1 GND GATE2 VDD 8 7 6 5 1 2 3 4 DETL2 RP FD Figure 4. Pin Assignments Pin Definitions Pin # Name Description 1 Low Detect provides low-voltage detection of V DS of SR MOSFET1. 2 DETL2 Low Detect provides low-voltage detection of V DS of SR MOSFET2. 3 RP Dead Time Programming Resistor programs H/L frequency version and dead time. 4 FD Feedback Detection is used for short-circuit protection and gate shrink. 5 VDD Power Supply 6 GATE2 Driver Output. The totem-pole output driver for driving the SR MOSFET2. 7 GND Ground 8 GATE1 Driver Output. The totem-pole output driver for driving the SR MOSFET1. FAN628 Rev. 1..3 3

Absolute Maximum Ratings Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only. Symbol Parameter Min. Max. Unit V DD Supply Voltage 3 V V FD Voltage on FD Pin 3 V V LV Voltage on, DETL2, RP Pins -.3 7. V P D Power Dissipation 35 mw at T A =9 C 1 mw at T A =25 C Θ JA Junction to-ambient Thermal Resistance 13 C/W Ψ JT Junction-to-Top Thermal Characteristics 45 C/W T J Operating Junction Temperature Internally Limited C T STG Storage Temperature Range -55 +15 C T L Lead Temperature (Wave Soldering or IR, 1 Seconds) +26 C ESD Human Body Model, JESD22-A114 6 Charged Device Model, JESD22-C11 2 kv Recommended Operating Conditions The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings. Symbol Parameter Min. Max. Unit T A Operating Ambient Temperature -4 +15 C FAN628 Rev. 1..3 4

Electrical Characteristics V DD =2 V, T A =25 C, unless otherwise specified. All voltages are with respect to GND unless otherwise noted. Symbol Parameter Condition Min. Typ. Max. Unit VDD Section V DD DC Supply Voltage V TH-OFF 28 V I DD-OP1 Operating Current V DD =12 V, DETL=5 KHz, C L =6 nf, R RP =24 K 7. 8.5 1. ma I DD-OP2 Operating Current V DD =12 V, DETL=1 KHz 2.4 3.2 4. ma I DD-ST Startup Current V DD =8 V 18 3 5 μa V TH-ON1 V TH-ON2 On Threshold Voltage 9.3 9.7 1.1 V V TH-OFF1 V TH-OFF2 Off Threshold Voltage 8.3 8.8 9.3 V V DD-OVP1 V DD-OVP2 V CC Over-Voltage Protection 26 27 28 V V DD-OVP-HYS1 V DD-OVP-HYS2 V CC Over-Voltage Protection Hysteresis 1.3 1.8 2.3 V t OVP1,t OVP2 V CC Over-Voltage- Protection Debounce 3 6 1 μs DETL Section V V DETL2 Threshold Voltage for LOW Detection of DETL V DD =12 V, DETL=5 KHz, C L =6 nf, R RP =24 KΩ 1.7 2. 2.3 V t SR-ON- t SR-ON-DETL2 V DETL-FLOATING1 V DETL-FLOATING2 Delay from DETL LOW to SR Gate Turn-On DETL Floating Voltage t DB + t PD + t R 3 35 4 ns V DD =12 V, DETL Pin Floating 4.5 V I DETL-SOURCE1 I DETL-SOURCE2 DETL Source Current V = V 4 5 6 μa t DETL_Green_LF1 t DETL_Green_LF2 DETL LOW Time Threshold for Green Mode at Low-Frequency Operation V RP < 1.5 V 3.5 3.75 4. μs t DET(L)_Green_HF1 t DET(L)_Green_HF2 Thermal Shutdown T SHUTDOWN DETL LOW Time Threshold for Green Mode at High-Frequency Operation Shutdown Temperature V RP > 1.5 V 1.75 1.9 2.5 μs Temperature Rising, V DD =15 V Hysteresis 2 T STARTUP Startup Temperature Before Startup 12 14 C Continued on the following page FAN628 Rev. 1..3 5

Electrical Characteristics V DD =2 V, T A =25 C, unless otherwise specified. All voltages are with respect to GND unless otherwise noted. Symbol Parameter Condition Min. Typ. Max. Unit Gate Section V Z1 V Z2 Gate Output Voltage Maximum (Clamping) V DD =2 V 1 12 14 V V OL1 V OL2 Gate Output Voltage LOW V DD =12 V; I O =1 ma.5 V V OH1 V OH2 Gate Output Voltage HIGH V DD =12 V; I O =1 ma 9 V t R1 t R2 t F1 t F2 t PD_HIGH_ t PD_HIGH_DETL2 t PD_LOW_ t PD_LOW_ DETL2 Rising Time Falling Time Propagation Delay to Gate Output HIGH (DETL Trigger) Propagation Delay to Gate Output LOW (DETL Trigger) V DD =12 V; C L =6 nf; V GATE =2 V to 9 V V DD =12 V; C L =6 nf; V GATE =9 V to 2 V t R : V~2 V, V DD =12 V (DET Floating) t F : 1%~9%, V DD =12 V (DET Floating) 3 7 12 ns 3 5 7 ns 12 ns 12 ns t ON_MAX1 t ON_MAX2 Maximum On-Time Trim Maximum On-Time 9. 1.5 12. μs t INHIBIT_LF1 t INHIBIT_LF2 t INHIBIT_HF1 t INHIBIT_HF2 t BLANKING1 t BLANKING2 K R Timing Estimator Section t DW t SHRINK-DT t DEAD t DB t SHRINK-RNG t Green_DH Gate Inhibit Time (from Turn-Off to Next Turn-On) Gate Inhibit Time (from Turn-Off to Next Turn-On) Blanking Time for SR Turn- Off Triggered by DETL High (Minimum On-Time) Gate ON-Time Increase Rate Between Two Consecutive Cycles Detection Window for Insufficient Dead Time (from Gate Turn-Off to DETL HIGH) Gate Shrink Time by Insufficienct Dead Time Dead Time by Timing Estimator (7 khz ~ 14 khz, V RP < 1.5 V) Dead Time by Timing Estimator (16kHz ~ 24 khz, V RP > 1.5V) DETL HIGH-to-LOW Debounce Time for Gate Turn-on Trigger Gate Shrink by DETL Ringing around Zero DETL Pull-HIGH Time Threshold for Green Mode V RP < 1.5 V 1.8 2.1 2.5 μs V RP > 1.5 V 1.25 1.45 1.7 μs 3 ns t ON (n) / t ON (n-1) % 14 % 8 125 15 ns R RP =2 KΩ, t DETL =5 μs 1. 1.25 1.5 μs t DETL =4 μs, R RP =2 KΩ 21 3 39 t DETL =6 μs, R RP =2 KΩ 57 72 87 t DETL =2.5 μs, R RP =43 KΩ 22 32 42 t DETL =3.8 μs, R RP =43 KΩ 56 67 78 ns 15 ns 1.2 μs 18 24 3 μs Continued on the following page FAN628 Rev. 1..3 6

Electrical Characteristics V DD =2 V, T A =25 C, unless otherwise specified. All voltages are with respect to GND unless otherwise noted. Symbol Parameter Conditions Min. Typ. Max. Units Feedback Detection (FD) Section V1% V2% t SHRINK-FD t D-SHRINK-FD V DD -V FD.SCP t DB-SCP RP Section Feedback Increase Threshold for Gate Shrink Gate Shrink by Feedback Detection Gate-Shrink Duration by Feedback Detection Short-Circuit Protection (SCP) Threshold by Feedback Detection Debounce Time for Short- Circuit Protection (SCP) [(V DD -V FD ) n+1 /(V DD -V FD ) n ] 12 % 1.4 μs 6 9 12 μs 2 27 34 mv 12 16 2 μs I RP RP Source Current 38.5 41.5 44.5 μa V RPO RP Open Protect 3.4 3.65 3.9 V V RPS RP Short Protect.25.3.35 V t RPOS RP Open/Short Debounce 1.6 2. 2.4 μs V RPHL H/L Frequency Threshold 1.4 1.46 1.52 V Figure 5. t DEAD vs. t DETL RP Curve for LF Mode Figure 6. t DEAD vs. t DETL RP Curve for HF Mode FAN628 Rev. 1..3 7

Function Description Operation Principle FAN628 is a secondary-side synchronous rectifier controller for LLC or LC resonant converters that drive two synchronous rectifier MOSFETs. Figure 7 is the simplified circuit diagram of an LLC converter. The FAN628 determines SR MOSFET turn-on/off timing by detecting the drain-to-source voltage of each SR MOSFET. The key waveforms for LLC resonant converter for below resonance and above resonance are shown in Figure 8 and Figure 9, respectively. VDS.SR1 4 2 Ip 1-1 (a) Heavy-Load Condition ISR1 VIN Secondary-Side Synchronous Rectifiers 8 6 IP SR1 4 2 Lr Lm GATE1 VO VDS.SR1 (b) Light-Load Condition Cr DETL2 GND RP GATE2 FD VDD FAN628 4 2 LLC Resonant Converter SR2 Ip Figure 7. Simplified Schematic of LLC Converter 1 VDS.SR1 (a) Heavy-Load Condition -1 4 ISR1 2 1 Ip 8 6 4 2 Figure 9. Key Waveforms of LLC Resonant Converter for Above Resonance Operation -1 ISR1 1 8 6 4 2 VDS.SR1 4 2 Ip 1-1 ISR1 8 6 4 2 (b) Light-Load Condition Timing Estimator Figure 1 shows the timing diagram for FAN628. Once the body diode of SR begins conducting, the drain-tosource voltage drops to zero, which causes DETL pin voltage to drop to zero. FAN628 turns on the MOSFET after t ON-ON-DETL (about 35 ns), when voltage on DETL drops below 2 V. As depicted in Figure 11, the turn-on delay (after t SR-ON-DETL ) is the sum of debounce time (15 ns) and propagation delay (2 ns). FAN628 measures the SR conduction duration (t DETL ), during which DETL stays lower than 2 V, and uses this information to determine the turn-off instant of SR gates of the next switching cycle. The turn-off timing is obtained by subtracting a dead time (t DEAD ) from the measured SR conduction duration of the previous switching cycle. The dead time can be programmed using a resistor on the RP pin and the relationship between the dead time and SR conduction duration (t DETL ) for different resistor values on RP pin is given in Figure 5. Figure 8. Key Waveforms of LLC Resonant Converter for Below Resonance Operation FAN628 Rev. 1..3 8

V DET 2V t SR-ON-DETL t SR-ON-DETL V GATE V GATE tdetl (n-1) - tdead tdetl (n) - tdead tdetl (n) tdetl (n+1) Figure 1. SR Gate Timing Diagram In normal operation, the turn-off instant is determined by subtracting a dead time (t DEAD ) from the measured SR conduction duration of the previous switching cycle, as shown in Figure 1. This allows proper driving timing for SR MOSFETS when the converter is in steady state and the switching frequency does not change much. However, this control method may cause shoot-through of SR MOSFETs when the switching frequency increases fast and switching transition of the primaryside MOSFETs takes place before the turn-off command of SR is given. To prevent the shoot-through, FAN628 has gate-shrink functions. Gate shrink occurs under three conditions: (a) When insufficient dead time is detected in the previous switching cycle. When the DETL goes HIGH within 125 ns of detection window after SR gate is turned off, the SR gate drive signal in the next switching cycle is reduced by t SHRINK-DT (about 1.25 µs) to increase the dead time, as shown in Figure 12. V DET 2V t SR-ON-DETL 2V 35ns V 125ns Detection window Shrink t DB t PD GATE1 15ns 2ns V GATE V GATE tdetl_low (n-1) - tdead tdetl_low (n) tdead tshrink 2V GATE1 GATE1 V t DB 35ns t PD 15ns 2ns t DB 35ns t PD 15ns 2ns t SR-ON-DETL t SR-ON-DETL V 2V tdetl_low (n) tdetl_low (n+1) Figure 12. Gate Shrink by Minimum Dead Time Detection Window (b) When the feedback information changes fast. FAN628 monitors the current through the optocoupler diode by measuring the voltage across the resistor in series with the opto-coupler diode, as depicted in Figure 13. If the feedback current through the opto-coupler diode increases by more than 2% of the feedback current of the previous switching cycle, the SR gate signal is shrunk by t SHRINK-FD (about 1.4 µs) for t D-SHRINK-FD (about 9 µs), as shown in Figure 14. V 2V LLC Resonant Converter R 2 R 1 GATE1 t DB 15ns t PD 2ns V O Opto-Couple Diode GATE1 DETL2 GND RP GATE2 Figure 11. DETL Debounce (Blanking) Time Gate-Shrink Functions FD VDD FAN628 TL431 Figure 13. Typical Application Circuit FAN628 Rev. 1..3 9

VDD (VDD - FD)n-1 (VDD - FD)n td-shrink-fd RP Pin Open Protection Region FD (VDD - FD)n-2 V RPO (3.65V) GATE1 (VDD - FD)n/(VDD - FD)n-1 > 12% tshrink-fd tdead High- Frequency Mode RRP = 68K VRP = 2.822V RRP = 56K VRP = 2.324V V RPHL (1.46V) GATE2 tshrink-fd tdead Low-Frequency Mode RRP = 3K VRP = 1.245V RRP = 24K VRP =.996V DETL2 RP Pin Short Protection Region V RPS (.3V) Figure 14. Gate Shrink by Feedback Detection (c) When the DETL voltage has ringing around zero. As depicted in Figure 8, the drain voltage of SR has ringing around zero at light-load condition after the switching transition of the primary-side switches. When DETL voltage rises above 2 V within 35 ns after DETL voltage drops to zero and stays above 2 V longer than 15 ns, the gate is shrunk by 1.2 µs (t SHRINK-RNG ), as shown in Figure 15. Figure 16. RP Pin Operation To handle abnormal conditions for IC pins, the RP pin also provides open/short protection. When V RP is less than V RPS (.3 V) or V RP is higher than V RPO (3.65 V), the protection is triggered. Figure 17 shows the RP pin short protection timing sequence. If V RP < V RPS (.3 V) for longer than t RPOS (2 µs), FAN628 is disabled. Figure 18 shows the RP pin open protection timing sequence. If V RP > V RPO (3.65 V) for longer than t RPOS (2 µs), FAN628 is disabled. RP trpos trpos trpos V DETL VRP = IRP RRP >15ns 2ns (tpd) VRPS GATE1 RP Short Protection Area Soft-Start Area <35ns (tdb+tpd) Shrink V GATE GATE2 Soft-Start Area tdetl_low (n) tdead tshrink tdetl_low (n+1) Figure 15. Gate Shrink by DETL Voltage Ringing Around Zero DETL2 Figure 17. RP Pin Short Protection RP Pin Function The RP pin programs the level of green mode and t DEAD. Figure 16 shows how the mode is selected by the voltage on the RP pin (open protection, short protection, and HF/LF mode). When R RP is less than 36 KΩ, FAN628 operates in low-frequency mode. Green mode is enabled when t DETL is smaller than 3.75 µs. When R RP is larger than 36 KΩ, high-frequency mode is selected and green mode is enabled for t DETL < 1.9 µs. t DEAD can be also adjusted by a resistor on the RP pin. Figure 5 shows the relationship between t DEAD and t DETL for different RP resistors. RP VRP = IRP RRP GATE1 GATE2 trpos trpos VRPO RP Open Protection Area Soft-Start Area Soft-Start Area DETL2 Figure 18. RP Pin Open Protection FAN628 Rev. 1..3 1

Green Mode Switching frequency increases in LLC topology at lightload condition, which increases the power consumption for the SR gate drive. Green mode reduces power loss at light load. FAN628 has two ways to enable green mode. Green mode is triggered when DETL voltage is pulled LOW for less than 3.75 µs (LF mode) or 1.9 µs (HF mode) for seven switching cycles. FAN628 resumes normal SR gate driving when DETL voltage is pulled LOW for longer than 3.75 µs (LF mode) or 1.9 µs (HF mode) for seven switching cycles. When DETL voltage is pulled HIGH for longer than 24 µs. This occurs when the LLC resonant converter operates in burst mode (skipping mode). V DD Pin Over-Voltage Protection Over-voltage conditions are usually caused by an open feedback loop. V DD over-voltage protection prevents damage of SR MOSFET. When the voltage on the V DD pin exceeds 27 V, FAN628 disables gate output. Internal Over-Temperature Protection Internal over-temperature protection prevents the SR gate from fault triggering in high temperatures. If the temperature is over 14 C, the SR gate is disabled until the temperature drops below 12 C. Short-Circuit Protection As depicted in Figure 13, FAN628 monitors the current through the opto-coupler diode by measuring the voltage across the resistor in series with the opto-coupler diode. When the output of the power supply is short circuited, the output voltage drops and the cathode of the shunt regulator (KA431) is saturated to HIGH. No current flows through the opto coupler diode. The output short protection is triggered when the voltage between V DD and FD is smaller than.3 V, as shown in Figure 19. VDD.3V.3V FD tdb-scp tdb-scp GATE1 GATE2 DETL2 Figure 19. Output Short Protection by Feedback Detection FAN628 Rev. 1..3 11

Typical Performance Characteristics Figure 2. V TH_ON1 vs. T A Figure 21. V TH_ON2 vs. T A Figure 22. V TH_OFF1 vs. T A Figure 23. V TH_OFF2 vs. T A Figure 24. I DD_ST vs. T A Figure 25. I DD_OP1 vs. T A FAN628 Rev. 1..3 12

Typical Performance Characteristics (Continued) Figure 26. t SR_ON_ vs. T A Figure 27. t SR_ON_DETL2 vs. T A Figure 28. V Z1 vs. T A Figure 29. V Z2 vs. T A Figure 3. V vs. T A Figure 31. V DETL2 vs. T A FAN628 Rev. 1..3 13

Typical Performance Characteristics (Continued) Figure 32. t DW1 vs. T A Figure 33. t DW2 vs. T A Figure 34. V SHRINK_DT1 vs. T A Figure 35. V SHRINK_DT2 vs. T A Figure 36. I DETL_Source1 vs. T A Figure 37. I DETL_Source2 vs. T A FAN628 Rev. 1..3 14

Typical Performance Characteristics (Continued) Figure 38. t DEAD1 (R RP =2 k, 6 µs) vs. T A Figure 39. t DEAD2 (R RP =2 k, 6 µs) vs. T A Figure 4. t DEAD1 (R RP =43 k, 2.5 µs) vs. T A Figure 41. t DEAD2 (R RP =43 k, 2.5 µs) vs. T A Figure 42. I RP vs. T A Figure 43. V RPHL vs. T A FAN628 Rev. 1..3 15

Typical Application Circuit (LLC Converter with SR) Application Fairchild Devices Input Voltage Range Output TV Power FAN7621 FAN628 35~4 V DC 24 V / 8 A EER3542 Q3 FDP9N1 V IN C11 22µF 45V C12.33µF 5V C16 1pF R16 1k C15 12nF U1 FAN7621 R17.2 RT CON CS SG LVCC FAN7621 HVCC HO CTR PG LO C17 68pF R11 1 R12 3.3 R13 3.3 Q1 FCPF11N6F R14 1k R15 1k R11 7.7k C18 1µF R18 5.1k R19 7.5k C13 15nF C14 22nF Q2 FCPF11N6F U2 R22 1k C25 47nF C31 22nF R21 1k R24 27k DETL2 RP FD GATE1 GND GATE2 VDD FAN628 Q4 FDP9N1 R23 1k U3 FAN628 R26 1k R27 1k U2 U4 R25 1k C24 47nF C21 2µF 35V R28 1k R211 33k R29 62k R212 7k V O C22 2µF 35V C23 12nF R21 2k Figure 44. Application Circuit FAN628 Rev. 1..3 16

Physical Dimensions 8 5. 4.8 3.81 5 A B.65 6.2 5.8 4. 3.8 1.75 5.6 PIN ONE INDICATOR 8 (.33) 1.75 MAX R.1.9.4 R.1 1.25.1 DETAIL A SCALE: 2:1 4.51.33 1.27.5.25 (1.4).25 C B A C x 45 GAGE PLANE.36 SEATING PLANE.1 LAND PATTERN RECOMMENDATION SEE DETAIL A OPTION A - BEVEL EDGE 1.27 OPTION B - NO BEVEL EDGE.25.19 NOTES: UNLESS OTHERWISE SPECIFIED A) THIS PACKAGE CONFORMS TO JEDEC MS-12, VARIATION AA. B) ALL DIMENSIONS ARE IN MILLIMETERS. C) DIMENSIONS DO NOT INCLUDE MOLD FLASH OR BURRS. D) LANDPATTERN STANDARD: SOIC127P6X175-8M. E) DRAWING FILENAME: M8Arev14 F) FAIRCHILD SEMICONDUCTOR. Figure 45. 8-Lead, SOIC, JEDEC MS-12,.15-Inch Narrow Body Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild s worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products. Always visit Fairchild Semiconductor s online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/. FAN628 Rev. 1..3 17

FAN628 Rev. 1..3 18 FAN628 Secondary-Side Synchronous Rectifier Controller for LLC Topology