The Facts about the Input Impedance of Power and Ground Planes

Similar documents
Learning the Curve BEYOND DESIGN. by Barry Olney

Application Note 5460

CHQ SERIES. Surface Mount Chip Capacitors: Ultra High Frequency

Minimization of Reflection from AC Coupling Capacitors

14 Sept 2006 Page 1 of 11 TRF7960 RFID Reader & Antenna Circuits. 1.) Introduction

TECHNICAL REPORT: CVEL Parasitic Inductance Cancellation for Filtering to Chassis Ground Using Surface Mount Capacitors

CHAPTER 5 PRINTED FLARED DIPOLE ANTENNA

Decoupling capacitor placement

What is New about Thin Laminates in 2013?

DL-150 The Ten Habits of Highly Successful Designers. or Design for Speed: A Designer s Survival Guide to Signal Integrity

DL-150 The Ten Habits of Highly Successful Designers. or Design for Speed: A Designer s Survival Guide to Signal Integrity

Design of the Power Delivery System for Next Generation Gigahertz Packages

Maxim > Design Support > Technical Documents > Application Notes > Wireless and RF > APP 3571

PCB Crosstalk Simulation Toolkit Mark Sitkowski Design Simulation Systems Ltd Based on a paper by Ladd & Costache

Presented by Joanna Hill

Chapter 16 PCB Layout and Stackup

Simulation and Design of Printed Circuit Boards Utilizing Novel Embedded Capacitance Material

Controlling Input Ripple and Noise in Buck Converters

Application Note 0006

Demystifying Vias in High-Speed PCB Design

The Inductance Loop Power Distribution in the Semiconductor Test Interface. Jason Mroczkowski Multitest

Non-Ideal Behavior of Components

RF/Microwave Circuits I. Introduction Fall 2003

ECE 145A and 218A. Transmission-line properties, impedance-matching exercises

Improving CDM Measurements With Frequency Domain Specifications

preliminary Antenna Design Guide for the SkyeRead M1 Background

Passive Probe Ground Lead Effects

Class-D Audio Power Amplifiers: PCB Layout For Audio Quality, EMC & Thermal Success (Home Entertainment Devices)

Microcircuit Electrical Issues

BAKISS HIYANA BT ABU BAKAR JKE,POLISAS

Application Note 1330

INVENTION DISCLOSURE- ELECTRONICS SUBJECT MATTER IMPEDANCE MATCHING ANTENNA-INTEGRATED HIGH-EFFICIENCY ENERGY HARVESTING CIRCUIT

High Power PIN Diodes

Cascode Oscillation in Audio Amplifiers

PI3DPX1207B Layout Guideline. Table of Contents. 1 Layout Design Guideline Power and GROUND High-speed Signal Routing...

BASIS OF ELECTROMAGNETIC COMPATIBILITY OF INTEGRATED CIRCUIT Chapter VI - MODELLING PCB INTERCONNECTS Corrections of exercises

Figure 1: Closed Loop System

Investigation of Board-Mounted Omni- Directional Antennas for WLAN- Applications

Application Note 5499

Application Note SAW-Components

Impedance Matching to 50Ω

Constant Impedance Tunable IOT Power Extraction Circuit. Amith Hulikal Narayan February 10, 2016

IEC Electrical fast transient / Burst immunity test

ABA GHz Broadband Silicon RFIC Amplifier. Application Note 1349

Model 2425B50-50C Rev. A

nan Small loop antennas APPLICATION NOTE 1. General 2. Loop antenna basics

Non-linear Control for very fast dynamics:

SGA-6489 SGA-6489Z Pb

Technical Report Printed Circuit Board Decoupling Capacitor Performance For Optimum EMC Design

Electromagnetic Analysis of AC Coupling Capacitor Mounting Structures

Technical Manual For Chips Multilayer Antenna Matching Adjustment Method LDA31 series

Minh Quach. Signal Integrity Consideration and Analysis 4/30/2004. Frequency & Time Domain Measurements/Analysis

SBB-3089Z Pb MHz InGaP HBT Active Bias Gain Block

Advanced Topics in EMC Design. Issue 1: The ground plane to split or not to split?

N50. 1 GHz Low Noise Silicon MMIC Amplifier. Technical Data INA SOT-143 Surface Mount Package

Power-Bus Decoupling With Embedded Capacitance in Printed Circuit Board Design

Modeling of Power Planes for Improving EMC in High Speed Medical System

Application Note 5525

Specification for Conducted Emission Test

Low Distortion Design 4

CMT2300AW Schematic and PCB Layout Design Guideline

A 400, 900, and 1800 MHz Buffer/Driver Amplifier using the HBFP-0450 Silicon Bipolar Transistor

LoopBack Relay. GLB363 Series. With Built-in AC Bypass Capacitors / DC LoopBack Relay

Power Plane and Decoupling Optimization. Isaac Waldron

S-Band 2.4GHz FMCW Radar

Plane Crazy, Part 2 BEYOND DESIGN. by Barry Olney

Impedance and Electrical Models

Low Jitter, Low Emission Timing Solutions For High Speed Digital Systems. A Design Methodology

Variations on the Switched-Oscillator Theme

Investigation about how to drive a double resonance Tesla coil

Optimizing Design of a Probe Card using a Field Solver

Master Thesis. Mobile Phone Antenna Modelling. Umut Bulus. Supervised by Prof. Dr.-Ing. K. Solbach

NN Design Hub: NN Librarie[S]

SBB-5089Z GHz, Cascadable Active Bias InGaP HBT MMIC Amplifier

Application Note 5011

Z-Wrap-110 Loss 31 July 01

(i) Determine the admittance parameters of the network of Fig 1 (f) and draw its - equivalent circuit.

Surface Mount SOT-363 (SC-70) Package. Pin Connections and Package Marking GND 1 4 V CC

Application Note 5421

Nonlinear Full Wave Time Domain Solutions using FDTD_SPICE for High Speed Digital and RF

Session 5 PCB Advancements And Opportunities

A VIEW OF ELECTROMAGNETIC LIFE ABOVE 100 MHz

PI3HDMIxxx 4-Layer PCB Layout Guideline for HDMI Products

Hardware Design Considerations for MKW41Z/31Z/21Z BLE and IEEE Device

Impact of the Output Capacitor Selection on Switching DCDC Noise Performance

Application Note 5482

Application Note 5012

Presented by: Jim P. Muccioli

EMI/EMC of Entire Automotive Vehicles and Critical PCB s. Makoto Suzuki Ansoft Corporation

433MHz front-end with the SA601 or SA620

MIL-STD-883E METHOD 3024 SIMULTANEOUS SWITCHING NOISE MEASUREMENTS FOR DIGITAL MICROELECTRONIC DEVICES

Microwave Metrology -ECE 684 Spring Lab Exercise T: TRL Calibration and Probe-Based Measurement

Ensuring Signal and Power Integrity for High-Speed Digital Systems

PCI-EXPRESS CLOCK SOURCE. Features

LVDS Flow Through Evaluation Boards. LVDS47/48EVK Revision 1.0

Exercises of resistors 1. Calculate the resistance of a 10 m long Copper wire with diameter d = 1.0 mm.

UNIVERSITI MALAYSIA PERLIS

AN4819 Application note

Description RF Explorer RFEAH-25 1 is a 25mm diameter, high performance near field H-Loop antenna.

Background (What Do Line and Load Transients Tell Us about a Power Supply?)

Transcription:

The Facts about the Input Impedance of Power and Ground Planes The following diagram shows the power and ground plane structure of which the input impedance is computed. Figure 1. Configuration of the power and ground plane structure Physical Configuration Considered: Two metal planes of 10 inches by 10 inches in size; A 2 mil thick FR4 (dielectric constant sets to 4) layer between the two metal planes; A pair of vias, located at the center, connected to the two metal planes from a signal layer above the upper metal plane. The radius of the vias is 200 microns. Procedure of Computing the Input Impedance The pair of vias are connected to a current source. The current source has a 0.5 ohm source impedance and a Gaussian pulse waveform. SPEED97 computes the transient current (C1) flowing through the via passing between the two metal planes and the transient voltage (V1) across the current source. The frequency dependent input impedance is computed as the ratio of Fourier transformed V1 over Fourier transformed C1. The input capacitance is extracted as the imaginary part of (C1/V1)/(2*pi*f), and the input inductance is extracted as the imaginary part of (V1/C1)/(2*pi*f). Simulation Results: Figure 2 shows the amplitude of the input impedance from DC to 1GHz of the power and ground plane structure looking from the pair of the vias at the center. High input impedance, which corresponds to the capacitive effect, can be observed at the low frequency region. Resonance appears at around 590MHz and 830MHz. A more detailed picture of the input impedance from DC to 500MHz is shown in Figure 3. The effective input capacitance, of about 45 nf, is displayed in Figure 4. As can be seen from Figure 3, at frequencies below 50MHz, the effect of the power and ground plane structure can be approximated by a capacitor of 45 nf. However, in the frequency range beyond 50MHz, the power and ground plane structure can no longer be simply modeled as a capacitor.

Figure 2. Amplitude of the input impedance of the power and ground plane structure.

Figure 3. A detailed look at the amplitude of the input impedance of the power and ground plane structure Figure 4. Effective capacitance of the power and ground plane structure at low frequencies.

Effects of Connection to a Power Supply The power and ground planes in a PCB are typically not isolated. They are somewhere connected to a power supply which has a low internal impedance. Assume the power and ground planes are connected to an ideal power supply at the location 1.0 inch from the left edge and 5.0 inches from the lower edge of the metal planes. In the simulation below, a shorting via is placed at that position to connect the power and the ground planes. Figure 5. The power and ground planes connected to a shorting via. The amplitude of the input impedance from DC to 1GHz of the power and ground plane structure looking from the pair of the vias at the center is shown in Figure 6. High input impedance no longer exists at the low frequency region, which means that the power and ground plane structure is not capacitive at low frequencies. Besides resonances at around 590MHz and 830MHz, a resonance under 100MHz is also observed. The effective input inductance, of about 0.15 nh at the low frequency limit, is displayed in Figure 7. As can be noticed from Figure 6, the effective inductance model is only valid at low frequencies. Figure 6. Amplitude of the input impedance of the power and ground plane structure.

Figure 7. Effective inductance of the power and ground plane structure at low frequencies. When the shorting via is moved closer to the source via, the current loop becomes smaller, and the effective input inductance in the low frequency range will also be smaller. Let the shorting via be moved to the location 4 inches from the left edge and 5 inches from the lower edge of the metal planes as shown in Figure 8, the effective input inductance, of about 0.12 nh at the low frequency limit, is shown in Figure 9. Figure 8. The shorting via is moved closer to the source via.

Figure 9. Amplitude of the input inductance of the power and ground plane structure. Let's place two shorting vias, one on the left hand side and the other one on the right hand side of the source via. The distance from the source via and the two shorting vias is 1 inch. The input impedance is shown in Figure 10, and the effective input inductance in the low frequency range is displayed in Figure 11. It can be seen from Figure 10 that the first resonant frequency is shifted upward from under 100 MHz for the case shown in Figure 6 to over 100MHz. The effective input inductance in the low frequency limit is about 0.10 nh, not half of 0.12 nh shown in Figure 9 as one may expect.

Figure 10. Amplitude of the input impedance of the power and ground plane structure. Figure 11. Amplitude of the input inductance of the power and ground plane structure in the low frequency range.

Observations Power and ground planes in a printed circuit board may connect to the power supply at several locations. Moreover, a number of decoupling capacitors may be connected to the power and ground planes. As one can expect, it is not an easy task to estimate the input inductance of the power and ground plane structure at the low frequency limit, not to say the input impedance in a wide frequency range. Therefore, software tools are essential for accurate modeling of power and ground plane structures. The capability of handling multiple power and ground planes is just one of the many powerful features that SPEED97 has.