FAST CMOS OCTAL BUFFER/LINE DRIVER

Similar documents
HIGH-PERFORMANCE CMOS BUS TRANSCEIVERS

IDT74FCT540AT/CT FAST CMOS OCTAL BUFFER/LINE DRIVER DESCRIPTION: FUNCTIONAL BLOCK DIAGRAM FEATURES:

3.3V CMOS 16-BIT BIDIRECTIONAL TRANSCEIVER

FAST CMOS 1-TO-10 CLOCK DRIVER

IDT74FCT163373A/C 3.3V CMOS 16-BIT TRANSPARENT LATCH

FAST CMOS 20-BIT BUFFERS

IDT54/74FCT16240AT/CT/ET

3.3V CMOS 16-BIT REGISTER (3-STATE)

3.3V CMOS 20-BIT BUFFER

FAST CMOS 16-BIT REGISTER (3-STATE)

IDT54/74FCT162244T/AT/CT/ET

IDT74FCT257AT/CT/DT FAST CMOS QUAD 2-INPUT MULTIPLEXER

IDT54/74FCT16374AT/CT/ET

FAST CMOS 16-BIT BIDIRECTIONAL 3.3V TO 5V TRANSLATOR

FAST CMOS BUFFER CLOCK/DRIVER

FAST CMOS OCTAL LATCHED TRANSCEIVER

FAST CMOS 16-BIT REGISTER (3-STATE)

FAST CMOS BUFFER/CLOCK DRIVER

FAST CMOS 8-BIT IDENTITY COMPARATOR

3.3V CMOS 1-TO-10 CLOCK DRIVER

FAST CMOS OCTAL BIDIRECTIONAL TRANSCEIVER

IDT74FCT2374AT/CT FAST CMOS OCTAL D REGISTER (3-STATE)

BIDIRECTIONAL TRANSCEIVER

FAST CMOS OCTAL D REGISTERS (3-STATE)

IDT74ALVC V CMOS 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

3.3V CMOS 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O

3.3V CMOS IDT74LVCH16244A 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O AND BUS-HOLD FEATURES: DESCRIPTION: DRIVE FEATURES:

3.3V CMOS 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS AND 5 VOLT TOLERANT I/O

CMOS 16-BIT 3.3V TO 5V LEVEL SHIFTING TRANSCEIVER WITH 3-STATE OUTPUTS 2DIR 48 1OE. 3.3V Port. 5V Port

3.3V CMOS 16-BIT EDGE TRIGGERED D-TYPE FLIP- FLOP WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O, BUS-HOLD

3.3V CMOS 16-BIT 2DIR 1OE 36

3.3V CMOS 16-BIT DESCRIPTION: 2DIR 1OE 36

3.3V CMOS 16-BIT TRANS- PARENT D-TYPE LATCH WITH 3-STATE OUTPUTS AND BUS-HOLD

3.3V CMOS 16-BIT BUS TRANSCEIVER WITH 5 VOLT TOLERANT I/O AND BUS-HOLD

PI74LPT V, 16-Bit Buffer/Line Driver. Features. Description. Block Diagram

16 x 16 PARALLEL CMOS MULTIPLIER-ACCUMULATOR

PI74LPT244. Fast CMOS 3.3V 8-Bit Buffer/Line Driver. Features. Description. Block Diagram. Pin Configuration

CMOS STATIC RAM 1 MEG (128K x 8-BIT)

LOW-VOLTAGE QUADRUPLE BUS SWITCH 11 4B

LOW-VOLTAGE 16-BIT BUS SWITCH

IDT74FCT16501AT/CT FAST CMOS 18-BIT REGISTERED TRANSCEIVER

CMOS StaticRAM 16K (4K x 4-BIT) CACHE-TAG RAM

QUICKSWITCH PRODUCTS HIGH-SPEED CMOS QUICKSWITCH DUAL 4:1 MUX/DEMUX

IDT CMOS Static RAM 1 Meg (256K x 4-Bit)

3.3V LOW SKEW PLL-BASED CMOS CLOCK DRIVER (WITH 3-STATE)

CDC337 CLOCK DRIVER WITH 3-STATE OUTPUTS

SN54ALS873B, SN54AS873A, SN74ALS873B, SN74AS873A DUAL 4-BIT D-TYPE LATCHES WITH 3-STATE OUTPUTS SDAS036D APRIL 1982 REVISED AUGUST 1995

SN54ALS873B, SN54AS873A, SN74ALS873B, SN74AS873A DUAL 4-BIT D-TYPE LATCHES WITH 3-STATE OUTPUTS SDAS036D APRIL 1982 REVISED AUGUST 1995

SN54AS825A, SN74AS825A 8-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS SDAS020B JUNE 1984 REVISED AUGUST 1995

74ACT11374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

PI3C V/3.3V, High Bandwidth, Hot Insertion 10-Bit, 2-Port, Bus Switch

SN54HC365, SN74HC365 HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

CMOS Static RAM 1 Meg (128K x 8-Bit) IDT71024S

SN54LS373, SN54LS374, SN54S373, SN54S374, SN74LS373, SN74LS374, SN74S373, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

QUICKSWITCH PRODUCTS HIGH-SPEED CMOS QUICKSWITCH 8-BIT BUS SWITCH

P54FCT240/74fct240 INVERTING OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS FEATURES DESCRIPTION

SN54HC573A, SN74HC573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS147B DECEMBER 1982 REVISED MAY 1997

SN54HC245, SN74HC245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

P54FCT244/74fct244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS FEATURES DESCRIPTION. Function, Pinout and Drive Compatible with the FCT and F Logic

54AC11241, 74AC11241 OCTAL BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS

PO74G16240A. Pin Configuration. Logic Block Diagram. Truth Table. 74 Series Noise Cancellation GHz Logic DESCRIPTION: FEATURES:

MC3487 QUADRUPLE DIFFERENTIAL LINE DRIVER

SN54HC373, SN74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

PO54G374A, PO74G374A

MC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS

54ACT11020, 74ACT11020 DUAL 4-INPUT POSITIVE-NAND GATES

SN54HC373, SN74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS140B DECEMBER 1982 REVISED MAY 1997

SN54ACT241, SN74ACT241 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SN54ALS00A, SN54AS00, SN74ALS00A, SN74AS00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SN54LS245, SN74LS245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

P54FCT240T/74fct240T FEATURES DESCRIPTION. Function, Pinout and Drive Compatible with the FCT and F Logic. ESD protection exceeds 2000V

QUICKSWITCH PRODUCTS HIGH-SPEED 32-BIT BUS EXCHANGE SWITCH IN MILLIPAQ

SN54ALS688, SN74ALS688 8-BIT IDENTITY COMPARATORS

QUICKSWITCH PRODUCTS HIGH-SPEED CMOS QUICKSWITCH 16:8 MULTIPLEXER

SN54ALS244C, SN54AS244A, SN74ALS244C, SN74AS244A OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SN54ALS08, SN54AS08, SN74ALS08, SN74AS08 QUADRUPLE 2-INPUT POSITIVE-AND GATES

OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS

54AC16245, 74AC BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SN54ALS563B, SN74ALS563B OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

74AC11373 OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

CD74HCT4514, CD74HCT LINE TO 16-LINE DECODERS/DEMULTIPLEXERS WITH INPUT LATCHES

PO54G14A, PO74G14A. Pin Configuration. 54, 74 Series Noise Cancellation GHz Logic FEATURES: DESCRIPTION: V CC 6A 6Y 5A 5Y 4A 4Y 1A 1Y 2A 2Y 3A 3Y GND

AM26LS31 QUADRUPLE DIFFERENTIAL LINE DRIVER

description V CC 2CLR 2D 2CLK 2PRE 2Q 2Q 1CLR 1D 1CLK 1PRE 1Q 1Q GND 2CLR 1CLR 1CLK NC 1PRE NC 1Q 2CLK 2PRE GND

SN54ALS74A, SN54AS74A, SN74ALS74A, SN74AS74A DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

3.3V CMOS Static RAM 1 Meg (64K x 16-Bit) Description OBSOLESCENCE ORDER 71V016SA. Row / Column Decoders. Sense Amps and Write Drivers

SN74ALVCH V 20-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

description 1G 1A1 2Y4 1A2 2Y3 1A3 2Y2 1A4 2Y1 GND V CC 2G/2G 1Y1 2A4 1Y2 2A3 1Y3 2A2 1Y4 2A1 1Y1 2A4 1Y2 2A3 1Y3 1A2 2Y3 1A3 2Y2 1A4 2A2 2G/2G 2Y1

SN74ALVCH BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

500MHz TTL/CMOS Potato Chip

SN54HCT373, SN74HCT373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SN54LS373, SN54LS374, SN54S373, SN54S374, SN74LS373, SN74LS374, SN74S373, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

IDT71V424S/YS/VS IDT71V424L/YL/VL

P54FCT373/74fct373 OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS FEATURES DESCRIPTION. Function, Pinout and Drive Compatible with the FCT and F Logic

SN54LS07, SN74LS07, SN74LS17 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

QUICKSWITCH BASICS AND APPLICATIONS

QS54/74FCT373T, 2373T. High-Speed CMOS Bus Interface 8-Bit Latches MDSL QUALITY SEMICONDUCTOR, INC. 1 DECEMBER 28, 1998

SN54ALS273, SN74ALS273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR SDAS218A APRIL 1982 REVISED DECEMBER 1994

SN5414, SN54LS14, SN7414, SN74LS14 HEX SCHMITT-TRIGGER INVERTERS

SN54LS06, SN74LS06, SN74LS16 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

Transcription:

Integrated Device Technology, Inc. FAST CMOS OCTAL BUFFER/LINE DRIVER IDT4/4FCT240/A/C IDT4/4FCT241/A/C IDT4/4FCT244/A/C IDT4/4FCT40/A/C IDT4/4FCT41/A/C FEATURES: IDT4/4FCT240/241/244/40/41 equivalent to FAST TM speed and drive IDT4/4FCT240A/241A/244A/40A/41A 2% faster than FAST IDT4/4FCT240C/241C/244C/40C/41C up to % faster than FAST IOL = 64mA (commercial) and 4mA (military) CMOS power levels (1mW typ. static) Product available in Radiation Tolerant and Radiation Enhanced versions Military product compliant to MIL-STD-3, Class B Meets or exceeds JEDEC Standard 1 specifications DESCRIPTION: The IDT octal buffer/line drivers are built using an advanced dual metal CMOS technology. The IDT4/4FCT240/A/C, IDT4/4FCT241/A/C and IDT4/4FCT244/A/C are designed to be employed as memory and address drivers, clock drivers and bus-oriented transmitter/receivers which provide improved board density. The IDT4/4FCT40/A/C and IDT4/4FCT41/A/C are similar in function to the IDT4/4FCT240/A/C and IDT4/ 4FCT244/A/C, respectively, except that the inputs and outputs are on opposite sides of the package. This pinout arrangement makes these devices especially useful as output ports for microprocessors and as backplane drivers, allowing ease of layout and greater board density. FUNCTIONAL BLOCK DIAGRAMS 229 cnv* 01 03 241 Only * D0 O0* D1 O1* D2 O2* D3 O3* D4 O4* D O* D6 O6* D O* IDT4/4FCT240 IDT4/4FCT241/244 * for 241, for 244 IDT4/4FCT40/41 *Logic diagram shown for 'FCT40. 'FCT41 is the non-inverting option. 2606 dwg 01 03 The IDT logo is a registered trademark of Integrated Device Technology, Inc. FAST is a trademark of National Semiconductor Co. MAY 1992 1992 Integrated Device Technology, Inc.. DSC-4610/3 1

PIN CONFIGURATIONS IDT4/4FCT240 229 cnv* 04 09 1 2 3 4 P20-1 D20-1 20 19 1 6 SO20-2 1 & E20-1 9 10 13 12 11 INDEX OB 0 3 2 20 19 4 1 1 6 L20-2 1 9 10111213 DIP/SOIC/CERPACK LCC IDT4/4FCT241/244 1 2 3 4 P20-1 D20-1 20 19 1 6 SO20-2 1 & E20-1 9 10 13 12 11 * INDEX * 3 2 20 19 4 1 1 6 L20-2 1 9 10111213 * for 241, for 244 DIP/SOIC/CERPACK LCC IDT4/4FCT40/41 D0 D1 D2 D3 D4 D D6 D 1 2 3 4 P20-1 D20-1 20 19 1 6 SO20-2 1 & E20-1 9 10 13 12 11 O0* O1* O2* O3* O4* O* O6* O* INDEX D1 D0 3 2 20 19 D2 4 1 1 O0* D3 O1* D4 6 L20-2 O2* D 1 O3* D6 O4* 9 10111213 *OX for 40, OX for 41 DIP/SOIC/CERPACK D O* O6* O* LCC 2606 cnv* 04 09. 2

PIN DESCRIPTION Pin Names, (1) Dxx Oxx Description 3 State Output Enable Inputs (Active LOW) 3 State Output Enable Input (Active HIGH) Inputs Outputs NOTE: 2606 tbl 04 1. for 241 only. FUNCTION TABLE Inputs (1) Outputs (1) (2) D 240 241 244 40 41 L L H L H L L H L L L H H L H H L H H H L X Z Z Z Z Z NOTES: 2606 tbl 0 1. H = High Voltage Level X = Don t Care L = Low Voltage Level Z = High Impedance 2. for 241 only. ABSOLUTE MAXIMUM RATINGS (1) Symbol Rating Commercial Military Unit VTERM (2) Terminal Voltage 0. to +.0 0. to +.0 V with Respect to VTERM (3) Terminal Voltage 0. to 0. to V with Respect to TA Operating 0 to +0 to +12 C Temperature TBIAS Temperature Under Bias to +12 6 to +13 C TSTG Storage Temperature to +12 6 to +10 C PT Power Dissipation 0. 0. W IOUT DC Output 120 120 ma Current NOTES: 2606 tbl 01 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed by +0.V unless otherwise noted. 2. Input and terminals only. 3. Outputs and I/O terminals only. CAPACITANCE (TA = +2 C, f = 1.0MHz) Symbol Parameter (1) Conditions Typ. Max. Unit CIN Input VIN = 6 10 pf Capacitance COUT Output Capacitance VOUT = 12 pf NOTE: 2606 tbl 02 1. This parameter is measured at characterization but not tested.. 3

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE Following Conditions Apply Unless Otherwise Specified: VLC = 0.2V; VHC = 0.2V Commercial: TA = 0 C to +0 C, =. ± %; Military: TA = C to +12 C, =. ± 10% Symbol Parameter Test Conditions (1) Min. Typ. (2) Max. Unit VIH Input HIGH Level Guaranteed Logic HIGH Level 2.0 V VIL Input LOW Level Guaranteed Logic LOW Level 0. V II H Input HIGH Current = Max. VI = µa VI = 2.V (4) II L Input LOW Current VI = 0.V (4) VI = IOZH Off State (High Impedance) = Max. VO = 10 µa Output Current VO = 2.V 10 (4) IOZL VO = 0.V 10 (4) VO = 10 VIK Clamp Diode Voltage = Min., IN = 1mA 0. 1.2 V IOS Short Circuit Current = Max. (3), VO = 60 120 ma VOH Output HIGH Voltage =, VIN = VLC or VHC, IOH = 32µA VHC V = Min. IOH = 300µA VHC VIN = VIH or VIL IOH = 12mA MIL. 2.4 4.3 IOH = 1mA COM'L. 2.4 4.3 VOL Output LOW Voltage =, VIN = VLC or VHC, IOL = 300µA VLC V = Min. IOL = 300µA VLC (4) VIN = VIH or VIL IOL = 4mA MIL. 0.3 0. IOL = 64mA COM'L. 0.3 0. NOTES: 2606 tbl 03 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type. 2. Typical values are at =., +2 C ambient and maximum loading. 3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second. 4. This parameter is guaranteed but not tested.. 4

POWER SUPPLY CHARACTERISTICS VLC = 0.2V; VHC = 0.2V Symbol Parameter Test Conditions (1) Min. Typ. (2) Max. Unit ICC Quiescent Power Supply Current = Max. VIN VHC; V IN VLC 0.2 1. ma ICC ICCD Quiescent Power Supply Current TTL Inputs HIGH Dynamic Power Supply Current (4) = Max. 0. 2.0 ma VIN = 3.4V (3) = Max. Outputs Open = = or =, = One Input Toggling 0% Duty Cycle IC Total Power Supply Current (6) = Max. Outputs Open fi = 10MHz 0% Duty Cycle = = or =, = One Bit Toggling = Max. Outputs Open fi = MHz 0% Duty Cycle = = or =, = Eight Bits Toggling VIN VHC VIN VLC VIN VHC VIN VLC (FCT) VIN = 3.4V VIN = VIN VHC VIN VLC (FCT) VIN = 3.4V VIN = 0.1 0.2 ma/ MHz 1. 4.0 ma 2.0.0 3.2 6. ().2. () NOTES: 2606 tbl 06 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type. 2. Typical values are at =., +2 C ambient. 3. Per TTL driven input (VIN = 3.4V); all other inputs at or. 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.. Values for these conditions are examples of the ICC formula. These limits are guaranteed but not tested. 6. IC = IQUIESCENT + IINPUTS + IDYNAMIC IC = ICC + ICC DHNT + ICCD (fcp/2 + fini) ICC = Quiescent Current ICC = Power Supply Current for a TTL High Input (VIN = 3.4V) DH = Duty Cycle for TTL Inputs High NT = Number of TTL Inputs at DH ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL) fcp = Clock Frequency for Register Devices (Zero for Non-Register Devices) fi = Input Frequency Ni = Number of Inputs at fi All currents are in milliamps and all frequencies are in megahertz..

SWITCHING CHARACTERISTICS OVER OPERATING RANGE FOR FCT240 (1,2) 4/4FCT240 4/4FCT240A 4/4FCT240C Com'l. Mil. Com'l. Mil. Com'l. Mil. Symbol Parameter Condition Min. Max. Min. Max. Min. Max. Min. Max. Min. Max. Min. Max. Unit tplh Propagation Delay CL = 0pF tphl DN to ON RL = 00Ω 1..0 1. 9.0 1. 4. 1..1 1. 4.3 1. 4. ns tpzh tpzl Output Enable Time 1. 10.0 1. 10. 1. 6.2 1. 6. 1.. 1. 6. ns tphz tplz Output Disable Time 1. 9. 1. 10.0 1..6 1..9 1..2 1.. ns 2606 tbl 0 SWITCHING CHARACTERISTICS OVER OPERATING RANGE FOR FCT241 AND FCT244(1,2) SWITCHING CHARACTERISTICS OVER OPERATING RANGE FOR FCT241 AND FCT244 (1,2) 4/4FCT241/244 4/4FCT241A/244A 4/4FCT241C/244C Com'l. Mil. Com'l. Mil. Com'l. Mil. Symbol Parameter Condition Min. Max. Min. Max. Min. Max. Min. Max. Min. Max. Min. Max. Unit tplh Propagation Delay CL = 0pF tphl DN to ON RL = 00Ω 1. 6. 1..0 1. 4. 1..1 1. 4.1 1. 4.6 ns tpzh tpzl Output Enable Time 1..0 1.. 1. 6.2 1. 6. 1.. 1. 6. ns tphz tplz Output Disable Time 1..0 1.. 1..6 1..9 1..2 1.. ns 2606 tbl 0 SWITCHING CHARACTERISTICS OVER OPERATING RANGE FOR FCT40 AND FCT41 (1,2) 4/4FCT40/41 4/4FCT40A/41A 4/4FCT40C/41C Com'l. Mil. Com'l. Mil. Com'l. Mil. Symbol Parameter Condition Min. Max. Min. Max. Min. Max. Min. Max. Min. Max. Min. Max. Unit tplh tphl tplh tphl tpzh tpzl Propagation Delay DN to ON IDT4/4FCT40 Propagation Delay DN to ON IDT4/4FCT41 CL = 0pF RL = 00Ω 1.. 1. 9. 1. 4. 1..1 1. 4.3 1. 4. ns 1..0 1. 9.0 1. 4. 1..1 1. 4.1 1. 4.6 ns Output Enable Time 1. 10.0 1. 10. 1. 6.2 1. 6. 1.. 1. 6. ns tphz Output Disable Time 1. 9. 1. 10.0 1..6 1..9 1..2 1.. ns tplz NOTES: 2606 tbl 09 1. See test circuit and waveforms. 2. Minimum limits are guaranteed but not tested on Propagation Delays.. 6

TEST CIRCUITS AND WAVEFORMS TEST CIRCUITS FOR ALL OUTPUTS Pulse Generator VIN R T D.U.T. V OUT 0pF C L 00Ω 00Ω. SWITCH POSITION Test Open Drain Disable Low Enable Low All Other Tests Switch Closed Open DEFINITIONS: 2606 tbl 10 CL = Load capacitance: includes jig and probe capacitance. RT = Termination resistance: should be equal to ZOUT of the Pulse Generator. SET-UP, HOLD AND RELEASE TIMES PULSE WIDTH DATA INPUT TIMING INPUT ASYNCHRONOUS CONTROL PRESET CLEAR ETC. SYNCHRONOUS CONTROL PRESET CLEAR CLOCK ENABLE ETC. t SU t SU t REM t H t H LOW-HIGH-LOW PULSE HIGH-LOW-HIGH PULSE t W PROPAGATION DELAY ENABLE AND DISABLE TIMES SAME PHASE INPUT TRANSITION OUTPUT OPPOSITE PHASE INPUT TRANSITION tplh t PLH t PHL tphl VOH VOL CONTROL INPUT OUTPUT NORMALLY LOW OUTPUT NORMALLY HIGH ENABLE tpzl SWITCH CLOSED tpzh SWITCH OPEN 3.V DISABLE tplz 0. tphz 0. 3.V V OL V OH NOTES 2606 drw 10 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH. 2. Pulse Generator for All Pulses: Rate 1.0 MHz; ZO 0Ω; tf 2.ns; tr 2.ns..

ORDERING INFORMATION IDT XX FCT XXXX Temp. Range Device Type X Package X Process Blank B P D SO L E Commercial MIL-STD-3, Class B Plastic DIP CERDIP Small Outline IC Leadless Chip Carrier CERPACK 240 241 244 40 41 240A 241A 244A 40A 41A 240C 241C 244C 40C 41C 4 4 Inverting Octal Buffer/Line Driver Non-Inverting Octal Buffer/Line Driver Non-Inverting Octal Buffer/Line Driver Inverting Octal Buffer/Line Driver Non-Inverting Octal Buffer/Line Driver Fast Inverting Octal Buffer/Line Driver Fast Non-Inverting Octal Buffer/Line Driver Fast Non-Inverting Octal Buffer/Line Driver Fast Inverting Octal Buffer/Line Driver Fast Non-Inverting Octal Buffer/Line Driver Super Fast Inverting Octal Buffer/Line Driver Super Fast Non-Inverting Octal Buffer/Line Driver Super Fast Non-Inverting Octal Buffer/Line Driver Super Fast Inverting Octal Buffer/Line Driver Super Fast Non-Inverting Octal Buffer/Line Driver C to +12 C 0 C to +0 C 2606 cnv* 1.