NODIA AND COMPANY. Model Test Paper - I GATE Digital Electronics. Copyright By Publishers

Similar documents
NODIA AND COMPANY. Model Test Paper - I GATE Electrical & Electronic Measurement. Copyright By Publishers

LIST OF EXPERIMENTS. KCTCET/ /Odd/3rd/ETE/CSE/LM

IES Digital Mock Test

Fan in: The number of inputs of a logic gate can handle.

UNIT II: Clocked Synchronous Sequential Circuits. CpE 411 Advanced Logic Circuits Design 1

Department of Electronics and Communication Engineering

LOGIC DIAGRAM: HALF ADDER TRUTH TABLE: A B CARRY SUM. 2012/ODD/III/ECE/DE/LM Page No. 1

GATE Online Free Material

Code No: R Set No. 1

Number system: the system used to count discrete units is called number. Decimal system: the number system that contains 10 distinguished

SRV ENGINEERING COLLEGE SEMBODAI RUKMANI VARATHARAJAN ENGINEERING COLLEGE SEMBODAI

Unit level 4 Credit value 15. Introduction. Learning Outcomes

PERIPHERAL INTERFACING Rev. 1.0

CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam

Module -18 Flip flops

Combinational Logic Circuits. Combinational Logic

Electronics. Digital Electronics

R.B.V.R.R. WOMEN S COLLEGE (AUTONOMOUS) Narayanaguda, Hyderabad. ELECTRONIC PRINCIPLES AND APPLICATIONS

Winter 14 EXAMINATION Subject Code: Model Answer P a g e 1/28

CS302 - Digital Logic Design Glossary By

INTERFACING ADC/DAC. DAC INTERFACE SECTION: DAC 0800 is a monolithic, high speed, current output D/A Converter. Its unique features are:

arxiv:physics/ v1 [physics.ed-ph] 19 Oct 2004

3.1 There are three basic logic functions from which all circuits can be designed: NOT (invert), OR, and

Gates and and Circuits

MICROPROCESSORS AND MICROCONTROLLER 1

DIGITAL ELECTRONICS QUESTION BANK

Laboratory Manual CS (P) Digital Systems Lab

1. The decimal number 62 is represented in hexadecimal (base 16) and binary (base 2) respectively as

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) SUMMER-16 EXAMINATION Model Answer

Digital Logic Circuits

Lecture 02: Digital Logic Review

Digital Electronics Course Objectives

Lecture 3: Logic circuit. Combinational circuit and sequential circuit

Computer Systems and Networks. ECPE 170 Jeff Shafer University of the Pacific. Digital Logic

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) MODEL ANSWER

CONTENTS Sl. No. Experiment Page No

COMPUTER ORGANIZATION & ARCHITECTURE DIGITAL LOGIC CSCD211- DEPARTMENT OF COMPUTER SCIENCE, UNIVERSITY OF GHANA

Objective Questions. (a) Light (b) Temperature (c) Sound (d) all of these

Logic diagram: a graphical representation of a circuit

1.) If a 3 input NOR gate has eight input possibilities, how many of those possibilities result in a HIGH output? (a.) 1 (b.) 2 (c.) 3 (d.) 7 (e.

Gates and Circuits 1

Digital Electronic Concepts

Computer Architecture and Organization:

In this lecture: Lecture 8: ROM & Programmable Logic Devices

Appendix B Page 1 54/74 FAMILIES OF COMPATIBLE TTL CIRCUITS PIN ASSIGNMENT (TOP VIEWS)

ELECTRONIC CIRCUITS. Time: Three Hours Maximum Marks: 100

JEFFERSON COLLEGE COURSE SYLLABUS ETC255 INTRODUCTION TO DIGITAL CIRCUITS. 6 Credit Hours. Prepared by: Dennis Eimer

logic system Outputs The addition of feedback means that the state of the circuit may change with time; it is sequential. logic system Outputs

DIGITAL CIRCUITS AND SYSTEMS ASSIGNMENTS 1 SOLUTIONS

ELECTROVATE. Electromania Problem Statement Discussion

Digital Electronics. A. I can list five basic safety rules for electronics. B. I can properly display large and small numbers in proper notation,

Dr. Nicola Nicolici COE/EE2DI4 Midterm Test #1 Oct 18, 2006

Electronics Eingineering

COMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design

V-LAB COMPUTER INTERFACED TRAINING SET

0 0 Q Q Q Q

B.C.A 2017 DIGITAL ELECTRONICS BCA104T MODULE SPECIFICATION SHEET. Course Outline

Course Outline Cover Page

4-bit counter circa bit counter circa 1990

Practical Workbook Logic Design & Switching Theory

4-bit counter circa bit counter circa 1990

Brought to you by. Priti Srinivas Sajja. PS01CMCA02 Course Content. Tutorial Practice Material. Acknowldgement References. Website pritisajja.

ELECTRONICS AND COMMUNICATION ENGINEERING

PROPOSED SCHEME OF COURSE WORK

Preface to Third Edition Deep Submicron Digital IC Design p. 1 Introduction p. 1 Brief History of IC Industry p. 3 Review of Digital Logic Gate

ECE Branch GATE Paper 2002 SECTION A (75 MARKS )

EXPERIMENT 12: DIGITAL LOGIC CIRCUITS

Introduction. BME208 Logic Circuits Yalçın İŞLER

Preface... iii. Chapter 1: Diodes and Circuits... 1

III/IV B.Tech (Regular) DEGREE EXAMINATION-Schema. Answer ONE question from each unit.

Digital. Design. R. Ananda Natarajan B C D

Function Table of an Odd-Parity Generator Circuit

2 Logic Gates THE INVERTER. A logic gate is an electronic circuit which makes logic decisions. It has one output and one or more inputs.

DELD MODEL ANSWER DEC 2018

Computer Architecture (TT 2012)


Sr. No. Instrument Specifications. TTL (Transistor-Transistor Logic) based on bipolar junction transistors

Course Overview. Course Overview

Digital Applications (CETT 1415) Credit: 4 semester credit hours (3 hours lecture, 4 hours lab) Prerequisite: CETT 1403 & CETT 1405

Electronic Components And Circuit Analysis

ELECTRICAL ELECTRONICS ENGINEERING

Electronic Devices & Circuit and Digital Electronics

DIGITAL ELECTRONICS. Methods & diagrams : 1 Graph plotting : - Tables & analysis : - Questions & discussion : 6 Performance : 3

6.111 Lecture # 19. Controlling Position. Some General Features of Servos: Servomechanisms are of this form:


the elektor datasheet collection

Data Logger by Carsten Kristiansen Napier University. November 2004

Computer Architecture: Part II. First Semester 2013 Department of Computer Science Faculty of Science Chiang Mai University

Xeltronix.

Thursday 5 June 2014 Afternoon

Chapter 3 Digital Logic Structures

Electronic Circuits EE359A

Serial Addition. Lecture 29 1

Written exam IE1204/5 Digital Design Friday 13/

WINTER 14 EXAMINATION

Classification of Digital Circuits

SYLLABUS of the course BASIC ELECTRONICS AND DIGITAL SIGNAL PROCESSING. Master in Computer Science, University of Bolzano-Bozen, a.y.

DELD UNIT 3. Question Option A Option B Option C Option D Correct Option A B C

16 Multiplexers and De-multiplexers using gates and ICs. (74150, 74154)

S-[F] NPW-02 June All Syllabus B.Sc. [Electronics] Ist Year Semester-I & II.doc - 1 -

Transcription:

No part of this publication may be reproduced or distributed in any form or any means, electronic, mechanical, photocopying, or otherwise without the prior permission of the author. Model Test Paper - I GATE Copyright By Publishers Information contained in this book has been obtained by authors, from sources believes to be reliable. However, neither Nodia nor its authors guarantee the accuracy or completeness of any information herein, and Nodia nor its authors shall be responsible for any error, omissions, or damages arising out of use of this information. This book is published with the understanding that Nodia and its authors are supplying information but are not attempting to render engineering or other professional services. NODIA AND COMPANY B-8, Dhanshree Tower Ist, Central Spine, Vidyadhar Nagar, Jaipur 302039 Ph : +91-141 - 2101150 www.nodia.co.in email : enquiry@nodia.co.in Printed by Nodia and Company, Jaipur

Q. 1 - Q. 5 carry one mark each. Q.1 For the following circuits, assume that all gates have finite propagation delay. Which of the above circuits generate a periodic square wave output? (A) 1 and 2 (B) 3 and 4 (C) 2,3 and 4 (C) 1, 2, 3 and 4 Q.2 For an 8-bit 2R network with a voltage supply of 25.6V, what will be the output if binary number 78 were placed on the digital input? (A) 3.9 V (C) 15.6 V (B) 7.8 V Q.3 Consider the 4-bit serial-in-parallel-out, right-shift register shown in figure below. The initial contents of the register is 0110. After three clock pulses, the contents of the shift register will be (A) 0000 (B) 0101 (C) 1010 (D) 1111

Q.4 The circuit shown below implements a two input NAND gate using two 2 1 # multiplexers. The values of X, Y & Z are, respectively (A) 0, 1, A (B) 0, 1, B (C) 1, 0, A Q.5 In a 4-bit digital system, the 2 s complement representation of 8 is (A) 1000 (B) 0111 (C) 1111 Q. 6 - Q. 15 carry two marks each. (D) Not valid Q.6 Which of the following JK flip flop inputs form the counter...0 " 1 " 2 " 3 " 4 " 0...? JA= QC, JB = QA, JC = QAQB JA= QC, JB = QA, JC = QAQB (A) (B) K = 1, K = 1, K = Q K = 1, K = Q, K = 1 A B C A A B A C (C) J = Q, J = Q, J = Q Q K = Q, K = Q, K = Q A C B A C A B A B B C C A Q.7 In an 8085 microprocessor, after the execution of XRA A instruction, the status of carry and auxiliary carry flags will be (Where CY " carry and AC " Auxiliary carry) (A) CY = 1, AC = 0 (B) CY = 0, AC = 1 (C) CY = 1, AC = 1 (D) CY = 0, AC = 0

Q.8 Consider the arrangement for a memory chip, shown in figure below. The address range for the memory chip is (A) 2800H - 2BFFH (B) 3000H - 2BFFH (C) 2800H - 2BFEH (D) 3000H - 3BFFH Q.9 In 8085 micro-controller, the following program is executed. XRA A LXI B, 0010H LOOP: DCX B MOV C,B JNZ LOOP How many times the loop will be executed? (A) 10 times (B) Once (C) 16 times (D) Infinite

Q.10 It is claimed that the following circuit may be operated as a logic gate. Assume that MOS devices are acting like ideal switches. Which of the following logic operation is performed by the circuit? (A) Y = A NAND B (B) Y = A OR B (C) Y = A XOR B (D) Y = A XNOR B Q.11 Consider the logic diagram shown below. The output G for the logic is (A) R5 S (B) R5S5T (C) P5 Q (D) Tl

Numerical Answer Questions Q.12 Assume that all inputs in the open-collector TTL gate shown in figure is in the high state of 5V. What will be the voltage at the base of transistor Q 1? Q.13 Consider the sequential circuit shown below for which all J and K are HIGH. What will be the MOD number of the counter? Linked Answer Questions Statement For Linked Answer Questions 14 and 15: Consider the 8085 assembly language given below. Initially, the different values in the registers (in Hex) are A = 05; BC = 000; DE = 5472; HL = 4528 and all flags are set to 1. MOV, A, E 1 ADD L 2 DAA 3

MOV L, A 4 MOV A, D 5 ADC H 6 DAA 7 MOV H, A 8 MVI A, 00H 9 RAL 10 RET 11 Q.14 What will be the contents of HL after 8th instruction? (A) 5472 (B) 4528 (C) 1010 (D) 0000 Q.15 The 8085 program accomplishes (A) BCD subtraction (B) Two binary numbers addition (C) BCD addition END OF THE QUESTION PAPER For detailed Solutions of this test paper please mail to enquiry@nodia.co.in. Please mention your Name, College, Graduating Year and GATE Registration Number in the mail.