Implementation of a Low Cost PWM Voltage Source Multilevel Inverter

Similar documents
SINGLE PHASE THIRTY ONE LEVEL INVERTER USING EIGHT SWITCHES TOWARDS THD REDUCTION

Hardware Implementation of SPWM Based Diode Clamped Multilevel Invertr

Analysis of IM Fed by Multi-Carrier SPWM and Low Switching Frequency Mixed CMLI

Australian Journal of Basic and Applied Sciences. Simulation and Analysis of Closed loop Control of Multilevel Inverter fed AC Drives

Series Parallel Switched Multilevel DC Link Inverter Fed Induction Motor

Reduced PWM Harmonic Distortion for a New Topology of Multilevel Inverters

Modified Multilevel Inverter Topology for Driving a Single Phase Induction Motor

Low Order Harmonic Reduction of Three Phase Multilevel Inverter

Analysis of Asymmetrical Cascaded 7 Level and 9 Level Multilevel Inverter Design for Asynchronous Motor

A Comparative Modelling Study of PWM Control Techniques for Multilevel Cascaded Inverter

A Series-Connected Multilevel Inverter Topology for Squirrel-Cage Induction Motor Drive

CASCADED H-BRIDGE MULTILEVEL INVERTER FOR INDUCTION MOTOR DRIVES

Enhanced Performance of Multilevel Inverter Fed Induction Motor Drive

Harmonic Reduction in Induction Motor: Multilevel Inverter

MODELLING AND SIMULATION OF DIODE CLAMP MULTILEVEL INVERTER FED THREE PHASE INDUCTION MOTOR FOR CMV ANALYSIS USING FILTER

Speed Control of Induction Motor using Multilevel Inverter

A Novel Cascaded Multilevel Inverter Using A Single DC Source

Implementation of Novel Low Cost Multilevel DC-Link Inverter with Harmonic Profile Improvement

Simulation of Three Phase Cascaded H Bridge Inverter for Power Conditioning Using Solar Photovoltaic System

Voltage Unbalance Elimination in Multilevel Inverter using Coupled Inductor and Feedback Control

Study of Unsymmetrical Cascade H-bridge Multilevel Inverter Design for Induction Motor

A New Multilevel Inverter Topology with Reduced Number of Power Switches

Switching Angles and DC Link Voltages Optimization for. Multilevel Cascade Inverters

INTERNATIONAL JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY (IJEET)

DWINDLING OF HARMONICS IN CML INVERTER USING GENETIC ALGORITHM OPTIMIZATION

Simulation & Implementation Of Three Phase Induction Motor On Single Phase By Using PWM Techniques

Comparison between Conventional and Modified Cascaded H-Bridge Multilevel Inverter-Fed Drive

A New Single-Phase Multilevel Inverter with Reduced Number of Switches for Solar Applications

A NEW TOPOLOGY OF CASCADED MULTILEVEL INVERTER WITH SINGLE DC SOURCE

CHAPTER 3 SINGLE SOURCE MULTILEVEL INVERTER

Hybrid 5-level inverter fed induction motor drive

SIMULATION OF FOUR SWITCH PWM AC CHOPPER FED SINGLE PHASE INDUCTION MOTOR. M. Narendra Kumar and K.S.R. Anjaneyulu

Lecture Note. DC-AC PWM Inverters. Prepared by Dr. Oday A Ahmed Website:

REDUCTION OF ZERO SEQUENCE VOLTAGE USING MULTILEVEL INVERTER FED OPEN-END WINDING INDUCTION MOTOR DRIVE

SWITCHING FREQUENCY HARMONIC SELECTION FOR SINGLE PHASE MULTILEVEL CASCADED H-BRIDGE INVERTERS

Bhanutej Jawabu Naveez Assistant Professor, Vignana Bharathi Institute of Technology, Aushapur, Ghatkesar, Hyderabad.

MATLAB Implementation of a Various Topologies of Multilevel Inverter with Improved THD

Analysis of Cascaded Multilevel Inverters with Series Connection of H- Bridge in PV Grid

COMPARATIVE STUDY OF DIFFERENT TOPOLOGIES OF FIVE LEVEL INVERTER FOR HARMONICS REDUCTION

THREE PHASE SEVENTEEN LEVEL SINGLE SWITCH CASCADED MULTILEVEL INVERTER FED INDUCTION MOTOR

Phase Shift Modulation of a Single Dc Source Cascaded H-Bridge Multilevel Inverter for Capacitor Voltage Regulation with Equal Power Distribution

Speed Control Of DC Motor Using Cascaded H-Bridge Multilevel Inverter

Keywords Cascaded Multilevel Inverter, Insulated Gate Bipolar Transistor, Pulse Width Modulation, Total Harmonic Distortion.

Ch.8 INVERTER. 8.1 Introduction. 8.2 The Full-Bridge Converter. 8.3 The Square-Wave Inverter. 8.4 Fourier Series Analysis

SPECIFIC HARMONIC ELIMINATION SCHEME FOR NINELEVEL CASCADED H- BRIDGE INVERTER FED THREE PHASE INDUCTION MOTOR DRIVE

Harmonic Minimization for Cascade Multilevel Inverter based on Genetic Algorithm

Multilevel DC-link Inverter Topology with Less Number of Switches

CHAPTER 4 MULTI-LEVEL INVERTER BASED DVR SYSTEM

COMPARISON STUDY OF THREE PHASE CASCADED H-BRIDGE MULTI LEVEL INVERTER BY USING DTC INDUCTION MOTOR DRIVES

ISSN Vol.05,Issue.05, May-2017, Pages:

Performance Evaluation of a Cascaded Multilevel Inverter with a Single DC Source using ISCPWM

SPACE VECTOR PULSE WIDTH MODULATION SCHEME FOR INTERFACING POWER TO THE GRID THROUGH RENEWABLE ENERGY SOURCES

Switching of Three Phase Cascade Multilevel Inverter Fed Induction Motor Drive

II. WORKING PRINCIPLE The block diagram depicting the working principle of the proposed topology is as given below in Fig.2.

Analysis And Comparison Of Flying Capacitor And Modular Multilevel Converters Using SPWM

Cascaded Connection of Single-Phase & Three-Phase Multilevel Bridge Type Inverter

Photovoltaic Grid-Connected System Based On Cascaded Quasi-Z-Source Network

A Power Electronic Transformer (PET) fed Nine-level H-Bridge Inverter for Large Induction Motor Drives

Simulation and Experimental Results of 7-Level Inverter System

Symmetrical Multilevel Inverter with Reduced Number of switches With Level Doubling Network

Hybrid Cascaded H-bridges Multilevel Motor Drive Control for Electric Vehicles

CARRIER BASED PWM TECHNIQUE FOR HARMONIC REDUCTION IN CASCADED MULTILEVEL INVERTERS

Literature Survey: Multilevel Voltage Source Inverter With Optimized Convention Of Bidirectional Switches

PF and THD Measurement for Power Electronic Converter

15-LEVEL CASCADE MULTILEVEL INVERTER USING A SINGLE DC SOURCE ABSTRACT

Boost-VSI Based on Space Vector Pulse Width Amplitude Modulation Technique Punith Kumar M R 1 Sudharani Potturi 2

ABSTRACT I. INTRODUCTION II. FIVE LEVEL INVERTER TOPOLGY

Simulation with Experimental Measurement of Voltage Total Harmonic Distortion and Harmonic Frequency in Three-Phase Induction Motor fed from Inverter

The Selective Harmonic Elimination Technique for Harmonic Reduction of Multilevel Inverter Using PSO Algorithm

Reduction in Total Harmonic Distortion Using Multilevel Inverters

Speed control of Induction Motor drive using five level Multilevel inverter

Reduction of Power Electronic Devices with a New Basic Unit for a Cascaded Multilevel Inverter fed Induction Motor

A NOVEL SWITCHING PATTERN OF CASCADED MULTILEVEL INVERTERS FED BLDC DRIVE USING DIFFERENT MODULATION SCHEMES

ISSN Vol.07,Issue.11, August-2015, Pages:

Level Shifted Pulse Width Modulation in Three Phase Multilevel Inverter for Power Quality Improvement

A Single-Phase Carrier Phase-shifted PWM Multilevel Inverter for 9-level with Reduced Switching Devices

THD Analysis for 3-Phase 5-Level Diode Clamped Multilevel Inverter Using Different PWM Techniques

ANALYSIS OF PWM STRATEGIES FOR Z-SOURCE CASCADED MULTILEVEL INVERTER FOR PHOTOVOLTAIC APPLICATIONS

A Hybrid Cascaded Multilevel Inverter for Interfacing with Renewable Energy Resources

New model multilevel inverter using Nearest Level Control Technique

Five-level active NPC converter topology: SHE- PWM control and operation principles

COMPARATIVE ANALYSIS OF SELECTIVE HARMONIC ELIMINATION OF MULTILEVEL INVERTER USING GENETIC ALGORITHM

A STUDY OF CARRIER BASED PULSE WIDTH MODULATION (CBPWM) BASED THREE PHASE INVERTER

Jawad Ali, Muhammad Iftikhar Khan, Khadim Ullah Jan

Minimization Of Total Harmonic Distortion Using Pulse Width Modulation Technique

COMPARISON OF GRID CONNECT MULTI-LEVEL INVERTER

Simulation of Cascade H-Bridge Multilevel Inverter With Equal DC Voltage Source

Improvement of Power Quality by Using 28-Pulse AC-DC Converter

The Parallel Loaded Resonant Converter for the Application of DC to DC Energy Conversions

ISSN: [Vakula * et al., 7(8): August, 2018] Impact Factor: 5.164

A New Transistor Clamped 5-Level H-Bridge Multilevel Inverter with voltage Boosting Capacity

Multilevel Inverter for Single Phase System with Reduced Number of Switches

Modeling and Simulation of Five Phase Induction Motor Fed with Five Phase Inverter Topologies

New Topology of Cascaded H-Bridge Multilevel Inverter

Development of Multilevel Inverters for Control Applications

PSPWM Control Strategy and SRF Method of Cascaded H-Bridge MLI based DSTATCOM for Enhancement of Power Quality

COMPARATIVE STUDY ON CARRIER OVERLAPPING PWM STRATEGIES FOR THREE PHASE FIVE LEVEL DIODE CLAMPED AND CASCADED INVERTERS

Single Phase Multi- Level Inverter using Single DC Source and Reduced Switches

Keywords: Multilevel inverter, Cascaded H- Bridge multilevel inverter, Multicarrier pulse width modulation, Total harmonic distortion.

MULTILEVEL pulsewidth modulation (PWM) inverters

Transcription:

International Journal of Engineering and Technology Volume No., February, 01 Implementation of a Low Cost PWM Voltage Source Multilevel Inverter Neelashetty Kashappa 1, Ramesh Reddy K 1 EEE Department, GNDEC, Bidar, Karnataka, India EEE Department, GNITS, Shakepet, Hyderabad, India ABSTRACT This paper deals with the implementation of a new low cost five level inverter which converts the 9V DC to 9V AC. Complexity and cost of the system are reduced as compared to other configurations by using only five switches, eight diodes and two capacitors. In the proposed scheme, control circuit is designed using 89C51 microcontroller to produce sinusoidal pulse width modulation(spwm).the developed system can be operated at very high modulation frequencies of upto 00 KHz producing sustained output. This single-phase five level low cost inverter is developed and tested in power electronics laboratory. The waveforms are recorded and analyzed using Digital Storage Oscilloscope TDS04B. The proposed scheme is very economic and less complex and the experimental results shows that it has low total harmonic distortion. Keywords: Low cost, Pulse Width Modulation, Multilevel inverter, Total Harmonic Distortion. 1. INTRODUCTION The field of power electronics has witnessed tremendous development in recent years. The advent of new power controlled devices has contributed significantly to an enhanced performance of the existing power converters. The birth of innovative converter/inverter topologies has paved the way for further improvement in the overall power quality. Multilevel inverter has gained much attention and became more popular now a day due its high quality output waveforms, low switching losses and high voltage capability, less EMI and reduced harmonics [1]. Using multilevel inverters specific harmonics can be eliminated in order to generate less distorted sinusoidal waveform. The main features of multilevel inverters are summarized as (i) The staircase waveform of a multilevel inverter not only removes certain specific harmonics, but it also reduces the dv/dt stress. (ii) Smaller common mode (CM) voltage of multilevel inverter helps to reduce the stress in the bearing of a motor connected to multilevel inverter drive. (iii) Multilevel inverter has a capability to operate both at high switching frequency and fundamental switching frequency [1-]. The multilevel inverters can be used medium voltage to high voltage range applications. It covers wide range areas including Uninterruptible Power Supplies (UPS), DC power source utilization, induction heating, high power motor drives, HVDC power transmission, electric vehicle drives, power distribution etc. Multilevel inverters work as voltage synthesizers. That is many smaller voltage levels synthesize high output power. The main drawback of multilevel inverter is that, as the number of levels are increased, the amount of diodes, switching devices and other required components increases causing the inverter more complex and costly[3]. A survey of topologies, control and applications of multilevel inverters is given by Rodriguez and Peng (00). The way to balance Dc link voltages of diode clamped multilevel converters is given by Marchesoni and Tensa (00). UPFC based chopper stabilized diode clamped multilevel converters is given by Chen Mwinyiwiwa (000). Pulse width modulation for diode clamped multilevel converters is given by venkatramanand (00). Fundamental characteristics of Five-level converter for induction motor drives is given by Ishida and Sasagawa (00). Control strategies for multilevel voltage source converters is given by J Von (000). Diode clamped multilevel inverter for statcom is given by Chengand (00). Simulation optimization system for multilevel inverters is given by tourkhani and Meynard (1999). Performance of medium voltage multilevel inverter is given by Hilland Harbourt (1999). Comparison of 3-level and 9-level inverter-fed induction motor drives is given by Neelashetty K and Ramesh Reddy K (010). Performance of voltage source multilevel inverter-fed induction motor drive is given by Neelashetty K and Ramesh Reddy K (011). Investigations on 7-level and 9- level inverter-fed induction motor drives is given by Neelashetty K and Ramesh Reddy K (011). Literature survey does not deal with cost, complexity as well as the Total Harmonic Distortion (THD) of a multi level inverter. Therefore this work is taken up and it deals with the implementation of a low cost pulse width modulation voltage source five level inverter. ISSN: 049-3444 01 IJET Publications UK. All rights reserved. 317

International Journal of Engineering and Technology (IJET) Volume No., February, 01. IMPLEMENTATION OF FIVE-LEVEL INVERTER.1 Total Harmonic Distortion The Total Harmonic Distortion (THD) is a measure of amount of harmonic distortion present. It is defined as the ratio of sum of the power of all harmonic components to the power of fundamental frequency. In other words total harmonic distortion is the measurement of extent of that distortion. Total harmonic distortion for the power signal can be expressed as follows P P3 P4... Pn (1) P 1 Total harmonic distortion for the voltage signal can be expressed as follows V V3 V4... Vn () V1 Where, V n means RMS voltage of n th harmonic, V 1 is the voltage at the fundamental frequency. The simplified approach for the THD is given by V RMS V1 (3) Many times amplitude ratio is taken into consideration for the measurement of total harmonic distortion and is given by V V3 V4... V1 V 1 V This latter definition is the one commonly used in audio distortion specification. Choosing appropriate conducting angles for the H-bridges can eliminate a specific harmonic in the output waveform (Rashid, 004). The required conduction angles can be calculated by analyzing the output phase voltage of cascaded inverter assuming that four H-bridges have been used. The output voltage V ao can be given as V ao = V a1 V a v a3 V a4 V a5 (5) Since the wave is symmetrical along the x-axis, both Fourier coefficients A 0 and A n are zero. Just the analysis of n (4) B n is required. It is given as; analysis of B n is required. It is given as; B n = {[4V dc ]/nπ}[ Cos (nα 1 ) ] (6) j=1 j=number of DC sources. n=odd harmonic order. Therefore, to choose the conducting angle of each H- bridge precisely, it is necessary to select the harmonics with certain amplitude and order, which needs to be eliminated. To eliminate 5th, 7th, and 11th harmonics and to provide the peak fundamental of the phase voltage equal to 80 percent of its maximum value, it needs to solve the following equation with modulation index M=0.8 Cos 5α 1 Cos 5α Cos 5α 3 Cos 5α 4 =0 Cos 7α 1 Cos 7α Cos7α 3 Cos7α 4=0 Cos11α 1 Cos11α Cos11α 3 Cos11α 4 =0 Cosα 1 Cosα Cosα 3 Cosα 4 = 0.8*4 In this case, one of the very efficiently used control strategies is the space vector based control, which can be implemented using digital signal processor.. System Overview The block representation of multilevel inverter is shown in figure1. It consists of a 9V battery, five level H-bride inverter, step-down transformer, control circuit and load. The elementary components of singe-phase multilevel inverter are MOSFETs, diodes and capacitors. A 9V DC source is given to the H- bridge multilevel inverter through two capacitors. These two capacitors functions as voltage dividers. The control circuit mainly consists of 89C51 microcontroller and optoisolator. The control circuit not only controls the system, but can also generate the pulse width modulation (PWM) signals. The most efficient method of controlling the output voltage is to incorporate the PWM signals within the inverter. These PWM signals are given to the gate of each MOSFET through the gate drive circuit. The switching of the MOSFETs is controlled by the PWM signals. This switching results the ac output voltage. This output voltage is synthesized by different small voltage levels to get a very high quality staircase output waveform. This waveform has reduced harmonic and switching losses. This high quality output voltage can be used to drive the load. The inverter has the ability to drive both resistive as well as inductive loads. Hence the proposed scheme can be used to control the induction motor. The main advantage of this proposed scheme is that, it can also be used for three phase applications. As all electronic circuits works with low DC voltage a power supply unit is required to provide the appropriate voltage supply for their proper functioning. This power supply unit consists of transformer, rectifier, filter and ISSN: 049-3444 01 IJET Publications UK. All rights reserved. 318

International Journal of Engineering and Technology (IJET) Volume No., February, 01 regulator. AC voltage of typically 30V RMS is connected to a transformer which steps down the voltage to the desired AC voltage. The diode rectifier provides the full wave rectified voltage that is initially filtered by a simple capacitor filter to produce a DC voltage. This resulting DC voltage usually has some ripple or AC voltage variation. A regulator circuit can use this DC input to provide DC voltage that not only has much less ripple voltage but also remains at the same DC value, even when the input DC voltage varies somewhat or the load connected to the output DC voltage changes. off of MOSFETs and vice versa. In this proposed scheme a duty cycle of 50% is used. 4. EXPERIMENTAL RESULTS A new low cost H-bridge multilevel inverter is developed and tested in power electronics laboratory. The various waveforms are analyzed and recorded using digital storage oscilloscope. The experimental waveforms for the output current of the 3-level is shown in fig a and the corresponding FFT spectrum is shown in fig b. The experimental waveforms for the output current of the 5- level is shown in fig 3a and the corresponding FFT spectrum is shown in fig 3b. From the spectrum it can be seen that the THD in 3-level inverter is 7.46 percent and the THD in the 5-level inverter is 3.65 percent. Thus the THD is reduced by 51 percent. The output waveform of 5- level inverter is staircase in its nature and has very high quality. Fig 1. Block diagram of proposed system 3. POWER AND CONTROL CIRCUIT DESIGN The power circuit is designed using MOSFETs, capacitors and diodes. Single-phase H-bride topology is used in this work. The biggest advantage of this proposed scheme is that, the components used in the design are very less compared to other topologies. This topology achieves nearly 40% reduction in the components. This reduces the complexity and cost of the system. Hence it can be efficiently used for the medium power applications. The control circuit is designed using ATMEL 89C51 microcontroller. The microcontroller is programmed using C language. A Keil C is used as integrated development environment for developing the required embedded system. The control circuit is mainly responsible for generating the pulse width modulation (PWM) signals given to gate of each MOSFET through separate optoisolator and gate drive circuit. These PWM signals controls the turning on and off of the MOSFETs. A dead time of microseconds is given between turning on and Fig a. Waveform of 3-level inverter output Fig b. FFT analysis for 3-level inverter output ISSN: 049-3444 01 IJET Publications UK. All rights reserved. 319

International Journal of Engineering and Technology (IJET) Volume No., February, 01 5. CONCLUSION Fig 3a. Waveforms of 5-level inverter output A laboratory prototype of H-bridge five level inverter is developed. The proposed topology has successfully converted 9V DC to 9V AC with reduced cost, less complexity and low THD. The experimental results of 5- level inverter system are compared with the 3-level inverter system. It is observed that the total harmonic distortion produced by 5-level inverter system is less than that of a 3-level voltage source inverter system. The THD is reduced by 51 percent. Therefore the heating due to 5- level inverter system is less than the 3-level inverter system. The proposed system is economic, efficient and reliable and can be used for medium as well as high power applications. The experimental waveforms and the FFT spectrums are presented. The hardware module is implemented using embedded controller. ACKNOWLEDGEMENT The experimental study was done at power electronics laboratory in GND Engineering College, Bidar. The authors would like to thank the HOD, Electrical and Electronics engineering department of GNDEC Bidar for providing the facilities. The authors are also thankful to the Principal, Chairman and vice chairperson of GND engineering college, Bidar for their constant support and motivation in the research activities. AUTHORS BIOGRAPHY Fig 3b. FFT analysis for 5-level inverter output Fig 4. The photograph of hardwired system The proposed H-bridge five level inverter converts 9V DC to 9V AC With reduced cost, less complexity and low THD compared to a 3-level inverter. The photograph of the top view of the hardwired system is shown in fig 4. Neelashetty Kashappa was born in Karnataka, India. He has received his B.E degree in Electrical Engineering from University s Visvesvaraya College of Engineering (UVCE) Bangalore, India in 1996 and M.Tech degree in Power Electronics from PDA College of Engineering, Gulbarga, India in 006. Currently he is an Assistant professor with the department of Electrical and Electronics Engineering, Guru Nanak Dev Engineering College, Bidar. He has 16 years of teaching experience. He is presently a research scholar in JNTU, Hyderabad. He is working in the area of harmonic reduction in induction motor drives. K Ramesh Reddy was born in Andhra Pradesh, India. He received the B. Tech degree in Electrical and Electronics engineering from Andhra University, India in 1985 and M.Tech degree from NIT, Warangal, India in 1989 and Ph. D from S.V. University, Tirupati, India in 004. Presently he is a Professor and Head with department of Electrical and Electronics Engineering, G. Narayanamma Institute of Technology and Science, Hyderabad, India. He has published 35 papers in National and International conferences. He is having 5 years of teaching experience. He is a reviewer for IEEE transactions on Power Delivery and Journal of Institution of Engineers (India), India. He received `Best Engineering Teacher Award from Indian ISSN: 049-3444 01 IJET Publications UK. All rights reserved. 30

International Journal of Engineering and Technology (IJET) Volume No., February, 01 Society for Technical Education, New Delhi for the year 007. REFERENCES [1] J. Rodriguez, J.S. Lai, and F. Z. Peng Multi-level inverter: a survey of topologies, controls, and applications, IEEE Trans. on Ind. Electronics, vol.49 no.4, pp.74 738, Aug 00. [] M. Marchesoni and P. Tensa, Diode-clamped multi level converters: a practicable way to balance DC-link voltages, IEEE Transactions on Industrial Electronics, vol 49, no.4, pp 75 765, Aug 00. [3] Y. Chen, B. Mwinyiwiwa, Z. Wolanski, and B.-T.Ooi, Unified Power Flow Controller (UPFC) based on chopper stabilized diode clamped multi level converters, IEEE Trans. on Power Electronics. vol 15, no., pp. 58 67, Mar.000. [4] G. Venkataramananand, A.Bendre, Reciprocitytranspositions based sinusoidal pulse width modulation for diode clamped multi level converters IEEE Trans. on Ind. Electronics, vol 49, no.5, pp1035-1047, Oct 00. [5] T. Ishida, K. Matsuse, K. Sasagawa, and L. Huang, Fundamental Characteristics of a Five-Level Double Converter for Induction Motor Drives IEEE transac on industrial electronics, vol 49, no.4, pp.775 78, Aug 00. [6] J.von, Blohand R.W. DeDoncker, Control Strategies for Multilevel Voltage Source Converter for Medium Voltage DC Transmission Systems in Proceedings of 6th Annual Conf. IEEE Industrial Electronics, Oct 000, vol., pp.1358 1364. [7] Y. Chengand, M. L. Crow, A Diode-Clamped Multi- Level Inverter for the Statcom/BESS in Proc. IEEE PES Winter Meeting, Jan 00, vol 1, pp 470 475. [8] F. Tourkhani, P. Viarouge and T. A. Meynard, A simulation optimization system for the optical design of a multilevel inverter IEEE Transactions on Power Electronics, vol.14, no.6, pp. 1037 1045, Nov.1999. [9] W. A. Hilland C. D. Harbourt, Performance of medium voltage multi level inverters, in Conf Rec. IEEE-Oct1999, pp.1186 119. [10] Neelashetty k and Ramesh Reddy K, Comparison of 3-level and 9-level Inverter-fed Induction motor Drives, in Research Journal of Applied Sciences, Engineering and Technology. Vol 3, no., pp 13-131, 011. [11] Neelashetty k and Ramesh Reddy k, Performance of Voltage Source Multilevel Inverter-fed Induction Motor Drives, in International Journal of Asian Research Publishing Network. Vol.6, no.6, pp 50-57, 011. [1] Neelashetty k and Ramesh Reddy, Investigations on 7-level and 9-level Inverter-fed Induction Motor Drives in International Journal of Computational Intelligence and Information Society. Vol, no. 11, 011 [13] Rashid, M.H., Power Electronics Circuits, Device and Applications. [14] Singh M.D and Kanchandani- Power electronic devices and application. ISSN: 049-3444 01 IJET Publications UK. All rights reserved. 31