Use the fixed 5 volt supplies for your power in digital circuits, rather than the variable outputs.

Similar documents
Physics 335 Lab 1 Intro to Digital Logic

DIGITAL ELECTRONICS: LOGIC AND CLOCKS

EXPERIMENT 12: DIGITAL LOGIC CIRCUITS

Due date: Sunday, November 8 (midnight) Reading: HH sections , (pgs , )

+15 V 10k. !15 V Op amp as a simple comparator.

EE283 Electrical Measurement Laboratory Laboratory Exercise #7: Digital Counter

Physics 364, Fall 2014, Lab #19 (Digital Logic Introduction) Wednesday, November 5 (section 401); Thursday, November 6 (section 402)

Bring your textbook to lab.

Experiment # 2 The Voting Machine

Oct 10 & 17 EGR 220: Engineering Circuit Theory Due Oct 17 & 24 Lab 4: Op Amp Circuits

E85: Digital Design and Computer Architecture

Logic signal voltage levels

ENGR 210 Lab 12: Analog to Digital Conversion

Field Effect Transistors

Hello, and welcome to the TI Precision Labs video series discussing comparator applications. The comparator s job is to compare two analog input

4-bit counter circa bit counter circa 1990

4-bit counter circa bit counter circa 1990

Integrated Circuits -- Timing Behavior of Gates

ENEE307 Lab 7 MOS Transistors 2: Small Signal Amplifiers and Digital Circuits

Lecture 7: Digital Logic

Sequential Logic Circuits

Digital Electronics - B1 18/03/ /03/ DigElnB DDC. 18/03/ DigElnB DDC. 18/03/ DigElnB DDC

INDIANA UNIVERSITY, DEPT. OF PHYSICS, P400/540 LABORATORY FALL Laboratory #5: More Transistor Amplifier Circuits

Chapter 4 Logic Functions and Gates

Fig 1: The symbol for a comparator

Name EET 1131 Lab #2 Oscilloscope and Multisim

In this experiment you will study the characteristics of a CMOS NAND gate.

AME140 Lab #2 INTRODUCTION TO ELECTRONIC TEST EQUIPMENT AND BASIC ELECTRONICS MEASUREMENTS

Capacitive Touch Sensing Tone Generator. Corey Cleveland and Eric Ponce

Operational Amplifiers

Lecture 02: Logic Families. R.J. Harris & D.G. Bailey

EECE 143 Lecture 0: Intro to Digital Laboratory

University of California at Berkeley Donald A. Glaser Physics 111A Instrumentation Laboratory

ENGR-4300 Fall 2006 Project 3 Project 3 Build a 555-Timer

Logic Families. Describes Process used to implement devices Input and output structure of the device. Four general categories.

Experiment 1: Instrument Familiarization (8/28/06)

Experiment 1: Instrument Familiarization

LAB 1 AN EXAMPLE MECHATRONIC SYSTEM: THE FURBY

Electronics. RC Filter, DC Supply, and 555

Exercise 2: Source and Sink Current

ANALOG TO DIGITAL CONVERTER

ENGINEERING TRIPOS PART II A ELECTRICAL AND INFORMATION ENGINEERING TEACHING LABORATORY EXPERIMENT 3B2-B DIGITAL INTEGRATED CIRCUITS

Abu Dhabi Men s College, Electronics Department. Logic Families

). The THRESHOLD works in exactly the opposite way; whenever the THRESHOLD input is above 2/3V CC

OPERATIONAL AMPLIFIERS (OP-AMPS) II

Sequential Logic Circuits

Physics 334 Notes for Lab 2 Capacitors

DIGITAL ELECTRONICS. Digital Electronics - B1 28/04/ DDC Storey 1. Group B: Digital circuits and devices

Process Components. Process component

Phy 335, Unit 4 Transistors and transistor circuits (part one)

University of North Carolina-Charlotte Department of Electrical and Computer Engineering ECGR 3157 Electrical Engineering Design II Fall 2013

3.1 There are three basic logic functions from which all circuits can be designed: NOT (invert), OR, and

Lab# 13: Introduction to the Digital Logic

Chapter 1: Digital logic

Schmitt Trigger Inputs, Decoders

Electronic Instrumentation ENGR-4300 Fall 2004 Section Experiment 7 Introduction to the 555 Timer, LEDs and Photodiodes

Laboratory 8 Operational Amplifiers and Analog Computers

First Optional Homework Problem Set for Engineering 1630, Fall 2014

University of North Carolina, Charlotte Department of Electrical and Computer Engineering ECGR 3157 EE Design II Fall 2009

Data Conversion and Lab Lab 3 Spring Analog to Digital Converter

Group: Names: Resistor Band Colors Measured Value ( ) R 1 : 1k R 2 : 1k R 3 : 2k R 4 : 1M R 5 : 1M

Physics 309 Lab 3 Bipolar junction transistor

Micrel, Inc Fortune Drive San Jose, CA USA tel + 1 (408) fax + 1 (408)

Lab 2 Revisited Exercise

Logic Symbols with Truth Tables INVERTER A B NAND A B C NOR C A B A B C XNOR A B C A B Digital Logic 1

National Quali cations Date of birth Scottish candidate number

Lab 12: Timing sequencer (Version 1.3)

Physics 310 Lab 2 Circuit Transients and Oscilloscopes

Electronics: Design and Build Training Session. Presented By: Dr. Shakti Singh Hazem Elgabra Amna Siddiqui

Physics 116B TLC555 Timer Circuit

Physics 120 Lab 1 (2018) - Instruments and DC Circuits

DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE MASSACHUSETTS INSTITUTE OF TECHNOLOGY CAMBRIDGE, MASSACHUSETTS 02139

Combinational logic: Breadboard adders

EE 230 Lab Lab 9. Prior to Lab

Digital Applications of the Operational Amplifier

PS 12b Lab 1c IV Curves

EE 3101 ELECTRONICS I LABORATORY EXPERIMENT 7 LAB MANUAL MOSFET AMPLIFIER DESIGN AND ANALYSIS

Multi-Transistor Configurations

1 Second Time Base From Crystal Oscillator

Lab 5. Binary Counter

LABORATORY EXPERIMENT. Infrared Transmitter/Receiver

EE 368 Electronics Lab. Experiment 10 Operational Amplifier Applications (2)

Lab 2: Discrete BJT Op-Amps (Part I)

Lab 4: Analysis of the Stereo Amplifier

ECE 2274 Lab 2. Your calculator will have a setting that will automatically generate the correct format.

Getting Started. 0.1 Breadboard

FAMILIARIZATION WITH DIGITAL PULSE AND MEASUREMENTS OF THE TRANSIENT TIMES

Physics 120 Lab 6 (2018) - Field Effect Transistors: Ohmic Region

Lab 6. Binary Counter

ECE 2274 Lab 2 (Network Theorems)

TTL LOGIC and RING OSCILLATOR TTL

LM555 and LM556 Timer Circuits

11. Audio Amp. LM386 Low Power Amplifier:

EE431 Lab 1 Operational Amplifiers

Shown here is a schematic diagram for a real inverter circuit, complete with all necessary components for efficient and reliable operation:

Experiment 8 Frequency Response

Project 3 Build a 555-Timer

Computer-Based Project on VLSI Design Co 3/7

Exam Booklet. Pulse Circuits

Class #6: Experiment The 555-Timer & Pulse Width Modulation

Transcription:

Physics 33 Lab 1 Intro to Digital Logic We ll be introducing you to digital logic this quarter. Some things will be easier for you than analog, some things more difficult. Digital is an all together different animal than analog and you ll rarely be concerning yourself with exact voltage values this quarter. Rather you ll mostly be concerned if a signal is one of two values Hi or Low (Frequently True and False ). We ll be using mostly volt logic this quarter. Hi will be close to volts, Low close to ground. (What we mean by close will vary slightly, depending on the logic family More on this in a few.) ecause we only care about a signal being high or low, a range of voltages are acceptable for each logic family. dvice: Use the fixed volt supplies for your power in digital circuits, rather than the variable outputs. Contrary to the advice given for analog circuits, set up the power busses along the sides of the breadboard, using one for + and one for 0 volts. Ground the 0 volt side. Put bypass caps, one 1µF tantalum cap and one 0.1µF Mylar or ceramic cap across the breadboard power supply strips. Connect all + circuit points with red wires and all ground points with black wires. This helps when you try to trouble shoot. Power supply connections in digital circuits are almost never shown in the circuit diagram. s a way to remember that they are necessary, always make the power connections first, before you wire up the signal paths. 1-1 Logic Probes We ll be using logic probes for much of the quarter. They re a simple device, but useful and easy to understand. You ll use them mostly to determine 3 states: Hi Close to Volts Low Close to Ground Floating Not connected to a voltage source The third state is an important one and an advantage of the logic probe at times over just using a scope probe. Study the laminated sheet which describes the operation of the logic probe. Connect the power clips to the power supply, with to red and 0V to black. There are two switches on most of the logic probes: pulse/memory and TTL/CMOS. Set them to PULSE and CMOS respectively for the moment. Note that at first, no indicator LED s are lit. Touching the probe to Ground (Low) lights up the low indicator LED Similarly for the + V (Hi) side. Note that with the probe you can distinguish both HI and LO from NOT CONNECTED. This feature makes it especially useful. 1

The SYNC output from the function generator is also specially designed for digital logic. This output is a square wave of V amplitude. Look at the output on the scope, DC coupled, and confirm the amplitude and that LO is at 0 volts. lso, look at the SYNC output with the logic probe and confirm it behaves the way you would expect it to. Run the SYNC signal to a place on your breadboard, and touch the tip of the probe to this signal. Use the PULSE setting and try a very low frequency setting (< 0.3Hz). Watch how the probe responds in correspondence with the signal seen on the scope. Turn up the frequency (slowly, to > 1kHz) and note what the probe does. Try the MEM setting on the probe with very low frequency from the generator ( 0.1Hz) and compare what you see with the behavior you get with the PULSE setting. You ll notice that in the PULSE position when you give the logic probe a HI signal, the pulse light will flash. This can be captured by switching the pulse/memory switch to memory. This is useful for detecting a brief glitch on a logic line. When using the probe, depending on the particular logic chip you are testing, select for TTL (all chips with an LS in their chip name) or CMOS (ll chips with a C, HC, HCT or CD in their chip name). 1- Simple Transistor Gate Wire up the simplified discrete logic gate shown below. 10k 40 1N914s N3904 4 pply + or 0 volts to each of the inputs, and make a table showing the resulting voltages that all combinations of inputs produce at the output. From this table, make a truth table (using 1 s and 0 s, or H s and L s) and deduce what sort of a gate this is: ND, OR, NND, NOR, or XOR. Describe in your report how the circuit works. That is, explain what the transistor does in order to generate the kind of output you see, how much current flows in the base and collector legs of the transistor, and what you expect the threshold voltage to be. The threshold voltage is the voltage applied at the input which is necessary to cause the gate to go from its low to its high state (or vice versa). Try to measure the threshold voltage by applying a variable input voltage to the gate. You can use either a slow triangle wave or one of the variable outputs on the power supply. Keep the maximum input voltage V. What happens if both inputs are left unconnected (open)?

1-3 CMOS NOT Gate We will use the CD400 chip. The pinout is shown below 14 11 13 1 3 10 1 (a) Passive pullup 4 9 uild the circuit below using one of the N-channel MOSFETs in the CD400 package. e sure to tie the body pins appropriately: Pin to ground, pin 14 to. (In many cases, the body is tied internally, so you don t have to worry about it.) IN OUT Drive the inverter with the SYNC square wave. Look at the output on the oscilloscope and draw the waveforms that you see when the input is about 1kHz and when you increase the frequency to 100 khz. Make an estimate of the capacitance at the output from the time constant τ = RC. (Do this quickly by measuring the half-life of the RC decay.) Notice this is just an inverting amplifier. You could have made the same thing, of course, with a bipolar transistor. (You practically did, actually, back when you made a common emitter amplifier (which had some additional circuitry for transistor bias, etc. ut things are remarkably similar.) (b) ctive pullup Now replace the 10k resistor with one of the P-channel MOSFETs to build the following inverter: 14 13 IN OUT 3

Look at the output as you did with the passive pullup version at low and high frequencies. Sketch the output waveforms. The improved waveform at high frequencies is why active pullup is used in almost all logic families. The CMOS version is especially simple in conception, and the very low ON resistance of the MOSFET makes it possible to have the output stay close to the supply rails, either HI or LO. We ll compare with TTL a bit later. 1-4 CMOS NND Wire up the circuit below, and confirm that it does indeed perform the NND function (assuming HI = 1). 14 3 1 4 13 Make a truth table showing the values of the input voltages and the corresponding output voltages. 1- Input and Output Characteristics of CMOS vs. TTL Now that you can make logic gates out of pieces, let s switch to more standard packages. The pinout below shows a quad input NND gate, the 4XX00: in TTL it is 4LS00, in CMOS it is 4HC00. 14 13 1 11 10 9 Vcc () GND 1 3 4 Different logic families have different logic threshold levels. Let s briefly look at them. Consider two 4XX00 chips: 4HC00 and 4LS00. oth perform the same logic function (NND) indicated by the 00 in their part number. They are not, however, completely interchangeable. Plug both chips into the breadboard, and wire up the power connections. Then, for the CMOS part (4HC00) connect all UNUSED inputs to ground or. It does not matter which, but the inputs on CMOS cannot be left floating (we ll see why in a moment). Do NOT connect the OUTPUTS of the gates to anything. For the TTL part, you can leave the unused inputs alone (although it is a good idea to tie them high in a circuit you make for real.) 4

(a) Outputs Make a table like the one below, and make measurements to fill it in. Only one logic out column is needed, because both CMOS and TTL should agree in terms of HI and LO. INPUT OUTPUT Logic Voltages Logic in (0 or 1) TTL CMOS 0 0 0 1 1 0 1 1 You can just plug the wires into ground or + volts for the input. Use the logic probe for logic levels and the voltmeter for voltages. (b) Floating Inputs TTL Disconnect both inputs (i.e., let them float) to a TTL NND and note the output logic level. What does the TTL gate apparently see on its inputs when they are not connected, a HI or a LO? CMOS Wire up an LED and 390Ω resistor to one of the NND outputs on the CMOS version. This will allow you to see whether the output is HI or LO while your hands are doing other things, as they will be shortly. CMOS 390 gate LED Now tie one input on that same NND to, and for the other input, tie it to about inches or so of wire, but leave the other end unconnected and dangling in air. Now watch the LED as wave your hand near the wire. Weird, huh? Try touching one hand to + V on the breadboard and to ground as you wave your other hand near the loose wire. You should be convinced by this that floating CMOS inputs are to be avoided, if you want sensibly behaving logic! NOTE: Uncertain inputs on CMOS chips also cause them to consume considerably more power than they should. lso, if you leave the power terminals on CMOS chips unconnected (by accident!), you can get some very strange behavior.

1- Making What You Have Into What You Want Clever use of logic will allow you to make one function out of another. Enter DeMorgan s Theorem. Use NND gates (either CMOS or TTL) to make the following functions, under the assumption that HI = Logic 1. Sketch the circuits that you build. Make an ND gate. Make an OR gate. Make an XOR gate. Note one version below. You may come up with your own. + 1- Larger Functional locks : Multiplexer Circuit. This exercise is optional. Try it if you have time, or just study it if you don t. Wire up the 4LS11 -input multiplexer as shown below. Connect an LED with currentlimiting 390Ω resistor to the ( -bar ) output as shown. Since LOW TTL outputs sink current better than HIGH outputs source current, we use to run the LED via a pullup resistor. 1 390 Month # 3 1 9 10 11 C Vcc 4LS11 GND STROE LED 0 D0 D1 D D3 D4 D D D 4 3 1 1 14 13 1 Set up a binary number (address) on the,, C inputs and ground the STROE (i.e., ENLE) input. Momentarily bring each one of the D 0 to D to ground until you see the LED turn on and off. The input which causes this response is the input selected by the address. Repeat this procedure for a few different,, C addresses until you understand the chip s function. Note: the LED lights up when is LOW which means that is HIGH.

dd the inverter circuit shown below, and make the connections to the data input lines as indicated. Use one of the 4LS00 NND gates wired as an inverter. Don t forget the power supply connections! The addition of the gate and wiring turns the multiplexer into a 31-day machine : the LED lights whenever a month number (Jan. = 0001, Feb. = 0010, Mar. = 0011,...) is applied to the address lines 0... 3. 0 D0 D1 D D3 D4 D D D Try the circuit out and draw a truth table (i.e, the states of 0... 3 vs. ). In the table, group the the months in pairs according to the patterns in the 3 most significant bits, and note how for each pair the 31-ness of the month depends on the least bit 0. Compare this with the wiring of the inverter circuit and discuss how the circuit does indeed indicate which month has 31 days. Prepared by D.. Pengra and J. lferness Parts adapted from The Student Manual for the rt of Electronics by Thomas C, Hayes and Paul Horowitz (Cambridge University, 199) Logic_Lab1_14.tex -- Updated 4 pril 014