Intrinsic Evolution of Analog Circuits on a Programmable Analog Multiplexer Array

Similar documents
A Flexible Model of a CMOS Field Programmable Transistor Array Targeted for Hardware Evolution

Transistor-Level Circuit Experiments Using Evolvable Hardware

Evolutionary Electronics

Evolvable Hardware: From On-Chip Circuit Synthesis to Evolvable Space Systems

An Evolutionary Approach to the Synthesis of Combinational Circuits

New Genetic Operators to Facilitate Understanding of Evolved Transistor Circuits

Fault-Tolerant Evolvable Hardware Using Field-Programmable Transistor Arrays

High Temperature Experiments for Circuit Self-Recovery

Gate-Level Optimization of Polymorphic Circuits Using Cartesian Genetic Programming

Implementing Multi-VRC Cores to Evolve Combinational Logic Circuits in Parallel

A Divide-and-Conquer Approach to Evolvable Hardware

2. Simulated Based Evolutionary Heuristic Methodology

GRACE: Generative Robust Analog Circuit Exploration

An Optimized Performance Amplifier

On Evolution of Relatively Large Combinational Logic Circuits

Generic optimization for SMPS design with Smart Scan and Genetic Algorithm

Evolving Digital Logic Circuits on Xilinx 6000 Family FPGAs

A Modular Framework for the Evolution of Circuits on Configurable Transistor Array Architectures.

MEALY FINITE STATE MACHINES: AN EVOLUTIONARY APPROACH. Nadia Nedjah. Luiza de Macedo Mourelle. Received July 2005; revised December 2005

Design Methods for Polymorphic Digital Circuits

Evolution of Sensor Suites for Complex Environments

Yet, many signal processing systems require both digital and analog circuits. To enable

Using Genetic Algorithm in the Evolutionary Design of Sequential Logic Circuits

Evolvable Hardware in Xilinx Spartan-3 FPGA

SECTOR SYNTHESIS OF ANTENNA ARRAY USING GENETIC ALGORITHM

The Input Pattern Order Problem II: Evolution of Multiple-Output Circuits in Hardware

On the Evolution of Analog Electronic Circuits Using Building Blocks on a CMOS FPTA

EHW Architecture for Design of FIR Filters for Adaptive Noise Cancellation

Fault Location Using Sparse Wide Area Measurements

Design and Implementation of Current-Mode Multiplier/Divider Circuits in Analog Processing

A comparison of a genetic algorithm and a depth first search algorithm applied to Japanese nonograms

Hardware Evolution. What is Hardware Evolution? Where is Hardware Evolution? 4C57/GI06 Evolutionary Systems. Tim Gordon

Incremental evolution of a signal classification hardware architecture for prosthetic hand control

Implementation of FPGA based Decision Making Engine and Genetic Algorithm (GA) for Control of Wireless Parameters

Evolutionary Image Enhancement for Impulsive Noise Reduction

ONE of the biggest breakthroughs in the field of digital

A Genetic Algorithm for Solving Beehive Hidato Puzzles

The Behavior Evolving Model and Application of Virtual Robots

Re-configurable Electronics Characterization Under Extreme Thermal Environment

P a g e 1. Introduction

CHAPTER 5 PERFORMANCE EVALUATION OF SYMMETRIC H- BRIDGE MLI FED THREE PHASE INDUCTION MOTOR

Optimization of the THD in a Multi-Level Single-Phase Converter using Genetic Algorithms.

Optimum Coordination of Overcurrent Relays: GA Approach

Proceedings NASA/DoD Conference on. Evolvable Hardware

6. HARDWARE PROTOTYPE AND EXPERIMENTAL RESULTS

CHAPTER IV DESIGN AND ANALYSIS OF VARIOUS PWM TECHNIQUES FOR BUCK BOOST CONVERTER

Intelligent Systems Group Department of Electronics. An Evolvable, Field-Programmable Full Custom Analogue Transistor Array (FPTA)

Constrained and Unconstrained evolution of LCR low-pass filters with oscillating length representation

Reducing the Number of Transistors in Digital Circuits Using Gate-Level Evolutionary Design

Image Filter Design with Evolvable Hardware

Genetic Algorithm Amplifier Biasing System (GAABS): Genetic Algorithm for Biasing on Differential Analog Amplifiers

Challenging the Evolutionary Strategy for Synthesis of Analogue Computational Circuits

A Self-Contained Large-Scale FPAA Development Platform

COMPARATIVE ANALYSIS OF SELECTIVE HARMONIC ELIMINATION OF MULTILEVEL INVERTER USING GENETIC ALGORITHM

Analog Electric Circuits Synthesis using a Genetic Algorithm Approach

A Circuit Based Evolvable Hardware Architecture. Delano Christopher Sanchez

The Application of Genetic Algorithms in Electrical Drives to Optimize the PWM Modulation

GENETICALLY DERIVED FILTER CIRCUITS USING PREFERRED VALUE COMPONENTS

Data acquisition and instrumentation. Data acquisition

Reduction of crosstalk on printed circuit board using genetic algorithm in switching power supply

Data Word Length Reduction for Low-Power DSP Software

Evolving and Analysing Useful Redundant Logic

GPIC: A Genetic Programming Intrinsic Circuit Design Platform

6/ Una-May O'Reilly. Evolving Circuits on a Field Programmable Analog Array Using Genetic Programming. Michael A Terry

LANDSCAPE SMOOTHING OF NUMERICAL PERMUTATION SPACES IN GENETIC ALGORITHMS

The Genetic Algorithm

QUATERNARY LOGIC LOOK UP TABLE FOR CMOS CIRCUITS

DEGREE: BACHELOR IN INDUSTRIAL ELECTRONICS AND AUTOMATION YEAR: 2ND TERM: 2ND

Co-evolution for Communication: An EHW Approach

Acceleration of Transistor-Level Evolution using Xilinx Zynq Platform

Smart Grid Reconfiguration Using Genetic Algorithm and NSGA-II

Analog I/O. ECE 153B Sensor & Peripheral Interface Design Winter 2016

Design of a VLSI Hamming Neural Network For arrhythmia classification

ELT 215 Operational Amplifiers (LECTURE) Chapter 5

THD Minimization in Single Phase Symmetrical Cascaded Multilevel Inverter Using Programmed PWM Technique

Review of Soft Computing Techniques used in Robotics Application

ECE 454 Homework #1 Due 11/28/2018 This Wednesday In Lab

Associate In Applied Science In Electronics Engineering Technology Expiration Date:

DISTRIBUTION NETWORK RECONFIGURATION FOR LOSS MINIMISATION USING DIFFERENTIAL EVOLUTION ALGORITHM

Lecture 1. Tinoosh Mohsenin

OPTIMIZATION ON FOOTING LAYOUT DESI RESIDENTIAL HOUSE WITH PILES FOUNDA. Author(s) BUNTARA.S. GAN; NGUYEN DINH KIEN

DWINDLING OF HARMONICS IN CML INVERTER USING GENETIC ALGORITHM OPTIMIZATION

CHAPTER 7 HARDWARE IMPLEMENTATION

Temperature Monitoring and Fan Control with Platform Manager 2

BUILDING BLOCKS FOR CURRENT-MODE IMPLEMENTATION OF VLSI FUZZY MICROCONTROLLERS

Department of Mechanical Engineering, Khon Kaen University, THAILAND, 40002

A Genetic Algorithm-Based Controller for Decentralized Multi-Agent Robotic Systems

The Application of Multi-Level Genetic Algorithms in Assembly Planning

About the Tutorial. Audience. Prerequisites. Copyright & Disclaimer. Linear Integrated Circuits Applications

CHAPTER 3 MAXIMUM POWER TRANSFER THEOREM BASED MPPT FOR STANDALONE PV SYSTEM

A-class Amplifier with FPPA as a Predictive Supply Voltage Control

ARRANGING WEEKLY WORK PLANS IN CONCRETE ELEMENT PREFABRICATION USING GENETIC ALGORITHMS

Design and Implementation of Complex Multiplier Using Compressors

An AI-Calibrated IF Filter: A Yield Enhancement Method With Area and Power Dissipation Reductions

Introduction. APPLICATION NOTE 3981 HFTA-15.0 Thermistor Networks and Genetics. By: Craig K. Lyon, Strategic Applications Engineer

Propagation Delay, Circuit Timing & Adder Design. ECE 152A Winter 2012

Propagation Delay, Circuit Timing & Adder Design

6545(Print), ISSN (Online) Volume 4, Issue 3, May - June (2013), IAEME & TECHNOLOGY (IJEET)

444 Index. F Fermi potential, 146 FGMOS transistor, 20 23, 57, 83, 84, 98, 205, 208, 213, 215, 216, 241, 242, 251, 280, 311, 318, 332, 354, 407

Artificial Neural Network Engine: Parallel and Parameterized Architecture Implemented in FPGA

Transcription:

Intrinsic Evolution of Analog Circuits on a Programmable Analog Multiplexer Array José Franco M. Amaral 1, Jorge Luís M. Amaral 1, Cristina C. Santini 2, Marco A.C. Pacheco 2, Ricardo Tanscheit 2, and Moisés H. Szwarcman 2 1 UERJ - Rio de Janeiro State University Rua São Francisco Xavier, 524, Maracanã, Rio de Janeiro, 20550-013, RJ, Brazil {franco,jamaral}@uerj.br 2 ICA: Applied Computational Intelligence Laboratory, Department of Electrical Engineering, PUC-Rio R. Marquês de S. Vicente 225, Gávea, Rio de Janeiro, CEP 22453-900, RJ, Brazil {santini,marco,ricardo,moises}@ele.puc-rio.br Abstract. This work discusses an Evolvable Hardware (EHW) platform for the intrinsic evolution of analog electronic circuits. The EHW analog platform, named PAMA-NG (Programmable Analog Multiplexer Array-Next Generation), is a reconfigurable platform that consists of integrated circuits whose internal connections can be programmed by Evolutionary Computation techniques, such as Genetic Algorithms (GAs), to synthesize circuits. The PAMA-NG is classified as Field Programmable Analog Array (FPAA). FPAAs are reconfigurable devices that will become the building blocks of a forthcoming class of hardware, with the important features of self-adaptation and self-repairing, through automatic reconfiguration. The PAMA-NG platform architectural details, concepts and characteristics are discussed. Two case studies, with promising results, are described: a logarithmic amplifier and an S membership function circuit of a fuzzy logic controller. 1 Introduction This work focuses on evolutionary design of analog circuits on a platform named PAMA-NG (Programmable Analog Multiplexer Array Next Generation). Evolutionary Computation is applied to carry out the process of automatic circuit synthesis through a set of search algorithms, called Evolutionary Algorithms (EAs), which borrow from biological evolution their main principles. This particular area of research, where Evolutionary Algorithms are applied to electronic circuit synthesis, receives the name of Evolvable Hardware (EHW)[1]. The PAMA-NG platform is based on PAMA (Programmable Analog Multiplexer Array)[2]. PAMA-NG is classified as an FPAA [2][3][4] and supplies an environment to evolve generic analog circuits based on discrete components, without the need of simulators, i.e. intrinsic evolution. PAMA is a flexible platform with respect to granularity: its building blocks can be chosen by the designer, from transistors to high level analog components, such as operational amplifiers. PAMA-NG introduces new important features, such as protection against configurations that may damage M. Bubak et al. (Eds.): ICCS 2004, LNCS 3038, pp. 1273 1280, 2004. Springer-Verlag Berlin Heidelberg 2004

1274 J.F.M. Amaral et al. electronic components and the possibility of analyzing circuits that have been evolved, since it provides access to individual circuit elements. A traditional Genetic Algorithm (GA) [5] drives PAMA s intrinsic evolution. In the evolutionary process, a population of chromosomes is randomly generated to represent a pool of circuit architectures. The chromosomes (control bit strings) are uploaded to the reconfigurable hardware. Circuit responses are compared to specifications of a target response and individuals are ranked in accordance with how close they satisfy the specifications. A new iteration loop involves generation of a new population from the pool of the individuals in the previous generation. Some individuals are taken as they are and some are modified by genetic operators, such as crossover and mutation. The process is repeated for a number of generations, resulting in increasingly better individuals. This process ends after a given number of generations or when the obtained result is close enough to the target response. In practice, one or several solutions may be found among the individuals of the last generation. This paper is divided into three additional sections. Section 2 describes how PAMA-NG: internal interfaces and data flow are shown and the Reconfigurable Circuit implementation and purpose are described. Section 3 presents two case studies and section 4 concludes the paper. 2 PAMA-NG The PAMA-NG evolutionary platform is an analog platform based on analog multiplexers, which are responsible for the interconnections of the different discrete components that can be plugged into the board. Figure 1 depicts PAMA-NG block diagram. The platform performs intrinsic evolution of analog electronic circuits through a traditional GA. The chromosome configures the connection of the discrete components and each gene drives the select input signals of a particular analog multiplexer. As shown in Figure 1, a multifunction I/O board connected to the PC bus is responsible for A/D conversion and for chromosome upload. An eight-channel D/A converter allows for the application of different input values to the circuits being evolved, in order to perform the input/output mapping for fitness evaluation. 2.1 Reconfigurable Circuit The Analog Reconfigurable Circuit (ARC) is divided into three layers: discrete components, analog multiplexers and analog bus (Figure 1). The designer chooses the components, from low-level discrete ones such as transistors, resistors and capacitors, to higher level circuits, such as operational amplifiers and comparators, or even more complex building blocks, such as multipliers and root mean-square circuits.

Intrinsic Evolution of Analog Circuits on a Programmable Analog Multiplexer Array 1275 Genetic Algorithm I/O board PCI bus D igital output Chromosome A/D D/A Bit String Analog Reconfigurable Circuit Circuit Signals Discrete Components Analog M u ltip lexers Analog Bus (N) MUX 1 Nx1 NPN sel bits MUX T Nx1...... sel bits Fig. 1. The PAMA-NG platform block diagram Each component terminal is connected to a specific line of an analog bus through an analog multiplexer. The chromosome bits, which are set by the GA running on the PC, select for each analog multiplexer a line of the analog bus to be connected to the component's terminal. Each line of the analog bus corresponds to one interconnection point of the circuit (node); some of them can be associated with external points, such as an input signal, power supply, ground and circuit output, while others can correspond to with internal points of interconnection. The purpose of the ARC is to be generic, flexible and scalable. Discrete components can be of any type and in any number to fulfill application requirements. These components may be on sockets or on protoboard, making it easy to change them. One ARC circuit module implements a 32 16-to-1 analog multiplexer. The low onresistance (Ron) of 100 ohms of the analog multiplexers prevents the ARC from damage caused by potentially hazardous configurations during evolution. The search space associated to the platform is 16 32 ~ 10 38 (number of different possible solutions). 2.2 Important Issues There are some important issues to discuss when analyzing an evolutionary platform, such as the circuit evaluation time, the platform's granularity and architecture and its protection against damaging configurations.

1276 J.F.M. Amaral et al. PAMA-NG presents a fast circuit evaluation time. Its multifunction I/O board starts the A/D conversion of the circuit's input and output signals immediately after the circuit's download to the platform. In tests, the period between two digital samples has been measured as 0.08ms. The flexibility is another important feature. The optimal choice of the elementary block type and granularity is task dependent. PAMA-NG allows all discrete components to be selected by the designer, according to the application. There are some other important characteristics that directly affect the evolution, such as the platform's protection against damaging configurations. In PAMA-NG, the parasitic resistances of the switches (Ron) provide this protection. Another desirable characteristic is that there are no architecture constraints, so that the evolution is allowed to exploit any interconnection pattern. In view of the above, PAMA presents desirable characteristics when compared to other reconfigurable platforms designed to intrinsically evolve analog circuits [3][4]. Those characteristics have been contrasted in a previous work [6]. 3 Case Studies In the case studies, PAMA-NG is used to perform intrinsic evolution of analog circuits through a traditional GA with a chromosome length of 128 bits (32 mux times 4 select-inputs). In order to evolve the circuits, some steps have to be taken. First, the discrete components have to be chosen. The platform has to be provided with a sufficient number of discrete components to be capable of achieving the desired circuit. The type of these components must be adequate. Since PAMA has originally a limited number of component terminals (32), its flexibility can be exploited to obtain higher level circuits, by using higher level building blocks as discrete components. Next, the number of input and output signals must be assigned. The inputs and outputs of the circuit have to be connected to the multifunction I/O board. Finally, a fitness measure has to be created. A precise function translates the output of the desired circuit. Experience has shown that the choice of an adequate fitness function plays a significant role in the evolution of an analog circuit. The Genetic Algorithm used in the experiments has the following characteristics: Binary Representation: 128 bits Population Initialization: Random Reproduction Technique: Steady State Operators: One-point Crossover an Mutation Fitness Technique: Exponential Normalization In the fitness technique used exponential normalization probabilities of the ranked individuals are exponentially weighted [6] and are given by Equation (1). c 1 (1) n i pi = c n c 1 The closer c is to 1, the lower is the "exponentiality" of the selection method.

Intrinsic Evolution of Analog Circuits on a Programmable Analog Multiplexer Array 1277 3.1 Logarithmic Amplifier In a logarithmic amplifier the output is proportional to the logarithm of the input signal. In [7] the intrinsic evolution of a logarithmic amplifier with no gain has been reported. In that experiment the objective was to demonstrate the platform's flexibility with respect to granularity; coarse-grained components, such as operational amplifiers, were used. The discrete components were then chosen based on conventional configurations for logarithmic amplifiers and some connections were fixed. Here a logarithmic amplifier with an amplification of two is presented. This evolution has no restrictions concerning the discrete components connections. The following GA parameters are used: Generations: 300 Population: 400 Crossover: 0.7 Mutation: 0.15 Steady State: 10 Exponential Normalization c parameter: 0.9 Evolution Time: 46 minutes The discrete components are: 2 amplifiers from IC TL075 (supply voltages: +5V and -5V) matched transistors from IC3086 1 PNP transistor 1 diode 1 zener 3.3V resistors (1K, 22K, 47K, 3K3, 2K2, 330K, 100K) Six of the 16 analog channels are fixed as external: 2 power supplies (+5V) 2 ground reference (0V) input output. The other 10 channels (circuit nodes) are left as internal interconnection points of the circuit. The input signal is a saw-tooth waveform of 100Hz with an amplitude range of 150mV to 500mV. The fitness function used for evaluation of the configured circuits is: desired output = -2 * ln (Vin). (2) Fitness = ( desired output actual output ) 5 (3) Figure 2 shows the schematic diagram of the best circuit evolved. About 200 discrete measurements were made to evaluate each circuit configured in PAMA-NG. Figure 3 presents the input samples and the actual and desired outputs for the best circuit. This result shows that the evolved circuit performs well within expectations since only a small mapping error takes place.

1278 J.F.M. Amaral et al. Fig. 2. Schematic of the best circuit evolved (without multiplexer's Ron) Fig. 3. Response of the best circuit evolved: a Logarithmic Amplifier with gain of two 3.2 S Membership Function Circuit This experiment focuses on the development of a type S function frequently used as a membership function in fuzzy inference systems with amplitude of 3 volts and break points at 1 and 2 volts. The GA parameters are: Generations: 100 Population: 400 Crossover: 0.7 Mutation: 0.1 Steady State: 50 Exponential Normalization c parameter : 0.9 The fitness function corresponds to the Mean Square Error of the difference between the desired output (S membership function) and the actual output. The transfer function and the schematic of the evolved circuit are illustrated in Figure 4 and Figure 5, respectively. Figure 4 shows the performance of the evolved circuit; it

Intrinsic Evolution of Analog Circuits on a Programmable Analog Multiplexer Array 1279 Fig. 4. Transfer function of type S membership function Fig. 5. Schematic of the evolved S membership function circuit can be observed that only a small mapping error takes place at the break point of 1 volt. Figure 5 shows an unusual transistor configuration (Q4). This occurs quite often with EHW tools and demonstrates their ability to search for different circuit topologies 4 Conclusions This work presented the PAMA-NG (Programmable Platform Multiplexer Array Next Generation), a FPAA class platform that makes use of analog multiplexers, and some recent electronic designs carried out on it. The PAMA-NG platform itself is being constantly updated. The latest version presents some advantages concerning the previous prototype platform which was first used to intrinsically evolve circuits [2]. The new ARC (Analog Reconfigurable Circuit) allows more component terminals (32 instead of 9), allowing the evolution of

1280 J.F.M. Amaral et al. a great number of circuits. In the new platform, the chromosome (configuration bits) is downloaded in parallel, in contrast with the serial interface used in previous versions. In PAMA-NG the converters were updated and the A/D conversion is performed by a multifunction I/O board connected to the PC bus. The circuit evaluation speed has increased considerably. The most recent enhancement is a D/A converter. Further experiments shall consider the use of multi-objective criteria in circuit synthesis. The main difficulty to overcome is the access to different measures such as power dissipation and frequency responses. The synthesis of higher level circuits is also planned, particularly those related to analog fuzzy logic controllers [8]. The flexible PAMA-NG platform shall then be used to intrinsically evolve circuits based on coarse-grained building blocks. PAMA may also be used as a basic cell in a scalable and parallel system. References 1. Zebulum, R.S., Pacheco, M.A., Vellasco, M.M.: Evolutionary Electronics: Automatic Design of Electronic Circuits and Systems by Genetic Algorithms. CRC Press, Boca Raton, Florida (2001) 2. Santini, C., Zebulum, R.S., Pacheco, M.A., Vellasco, M.M., Szwarcman, M.: PAMA - Programmable Analog Multiplexer Array. Proc. 3 rd NASA DoD Workshop on Evolvable Hardware. IEEE Computer Press (2001) 36-43 3. Hamilton, A., Papathanasiou, K., Tamplin, M.R., Brandtner, T.: PALMO: Field Programmable Analog and Mixed-Signal VLSI for Evolvable Hardware. In: Sipper, M., Mange, D., Perez-Uribe, A. (eds.): Proc. 2 nd International Conference on Evolvable Systems. Lecture Notes in Computer Science, Vol. 1478. Springer-Verlag (1998) 335-344 4. Stoica, A., Keymeulen, D., Zebulum, R.S., Thakoor, A., Daud, T., Klimeck, G., Jin, Y., Tawel, R., Duong, V.: Evolution of Analog Circuits on Field Programmable Transistor Arrays. Proc. 2 nd NASA DoD Workshop on Evolvable Hardware. IEEE Computer Press (2000) 99-108 5. Goldberg, D.: Genetic Algorithms in Search, Optimization and Machine Learning. Addison-Wesley Publishing Compan, Reading, Massachusetts (1989) 6. Zebulum, R.S., Santini, C., Sinohara, H., Pacheco, M.A., Vellasco, M.M., Szwarcman, M.: A Reconfigurable Plataform for the Automatic Synthesis of Analog Circuits. Proc. 2 nd NASA/DoD Workshop on Evolvable Hardware. IEEE Computer Press (2000) 91-98 7. Santini, C., Amaral, J.F.M., Pacheco, M.A., Vellasco, M.M., Szwarcman, M.: Evolutionary Analog Circuit Design on a Programmable Analog Multiplexer Array. Proc. IEEE Int. Conf. on Field Programmable Technology, Hong Kong (2002) 189-196 8. Amaral, J. F. M., Amaral, J. L. M., Santini, C., Tanscheit, R., Vellasco, M.M., Pacheco, M.A.: Towards Evolvable Analog Fuzzy Logic Controllers. Proc. 2002 NASA/DoD Conference on Evolvable Hardware. IEEE Computer Press (2002) 123-128