CARRIER BASED PWM TECHNIQUE FOR HARMONIC REDUCTION IN CASCADED MULTILEVEL INVERTERS

Similar documents
Performance Evaluation of Multi Carrier Based PWM Techniques for Single Phase Five Level H-Bridge Type FCMLI

COMPARATIVE STUDY OF DIFFERENT TOPOLOGIES OF FIVE LEVEL INVERTER FOR HARMONICS REDUCTION

Analysis of IM Fed by Multi-Carrier SPWM and Low Switching Frequency Mixed CMLI

MULTICARRIER TRAPEZOIDAL PWM STRATEGIES FOR A SINGLE PHASE FIVE LEVEL CASCADED INVERTER

Speed Control of Induction Motor using Multilevel Inverter

Power Quality Analysis for Modular Structured Multilevel Inverter with Bipolar Variable Amplitude Multicarrier Pulse Width Modulation Techniques

Performance Evaluation of Single Phase H-Bridge Type Diode Clamped Five Level Inverter

NEW VARIABLE AMPLITUDE CARRIER OVERLAPPING PWM METHODS FOR THREE PHASE FIVE LEVEL CASCADED INVERTER

Keywords: Multilevel inverter, Cascaded H- Bridge multilevel inverter, Multicarrier pulse width modulation, Total harmonic distortion.

Low Order Harmonic Reduction of Three Phase Multilevel Inverter

Simulation of Cascade H-Bridge Multilevel Inverter With Equal DC Voltage Source

COMPARATIVE STUDY ON VARIOUS BIPOLAR PWM STRATEGIES FOR THREE PHASE FIVE LEVEL CASCADED INVERTER

Harmonic Evaluation of Multicarrier Pwm Techniques for Cascaded Multilevel Inverter

Simulation of Three Phase Cascaded H Bridge Inverter for Power Conditioning Using Solar Photovoltaic System

Performance Improvement of Multilevel Inverter through Trapezoidal Triangular Carrier based PWM

Simulation and Experimental Results of 7-Level Inverter System

An Implementation of 9-Level MLI using IPD-Topology for Harmonic Reduction

Australian Journal of Basic and Applied Sciences. Simulation and Analysis of Closed loop Control of Multilevel Inverter fed AC Drives

SPECIFIC HARMONIC ELIMINATION SCHEME FOR NINELEVEL CASCADED H- BRIDGE INVERTER FED THREE PHASE INDUCTION MOTOR DRIVE

International Journal of Advance Engineering and Research Development

Literature Survey: Multilevel Voltage Source Inverter With Optimized Convention Of Bidirectional Switches

A Carrier Overlapping PWM Technique for Seven Level Asymmetrical Multilevel Inverter with various References

The Selective Harmonic Elimination Technique for Harmonic Reduction of Multilevel Inverter Using PSO Algorithm

Analysis of Cascaded Multilevel Inverters with Series Connection of H- Bridge in PV Grid

Hybrid 5-level inverter fed induction motor drive

Study of five level inverter for harmonic elimination

Non-Carrier based Digital Switching Angle Method for 81-level Trinary Cascaded Hybrid Multi-level Inverter using VHDL Coding

Keywords Asymmetric MLI, Fixed frequency phase shift PWM (FFPSPWM), variable frequency phase shift PWM (VFPSPWM), Total Harmonic Distortion (THD).

COMPARATIVE STUDY ON MCPWM STRATEGIES FOR 15 LEVEL ASYMMETRIC INVERTER

DWINDLING OF HARMONICS IN CML INVERTER USING GENETIC ALGORITHM OPTIMIZATION

COMPARATIVE STUDY ON CARRIER OVERLAPPING PWM STRATEGIES FOR THREE PHASE FIVE LEVEL DIODE CLAMPED AND CASCADED INVERTERS

Harmonic Reduction in Induction Motor: Multilevel Inverter

Reduction in Total Harmonic Distortion Using Multilevel Inverters

Simulation & Implementation Of Three Phase Induction Motor On Single Phase By Using PWM Techniques

II. WORKING PRINCIPLE The block diagram depicting the working principle of the proposed topology is as given below in Fig.2.

Analysis of Asymmetrical Cascaded 7 Level and 9 Level Multilevel Inverter Design for Asynchronous Motor

A Comparative Analysis of Modified Cascaded Multilevel Inverter Having Reduced Number of Switches and DC Sources

Performance Evaluation of a Cascaded Multilevel Inverter with a Single DC Source using ISCPWM

ISSN: International Journal of Science, Engineering and Technology Research (IJSETR) Volume 1, Issue 5, November 2012

Reduced PWM Harmonic Distortion for a New Topology of Multilevel Inverters

COMPARATIVE ANALYSIS OF SELECTIVE HARMONIC ELIMINATION OF MULTILEVEL INVERTER USING GENETIC ALGORITHM

Comparison between Conventional and Modified Cascaded H-Bridge Multilevel Inverter-Fed Drive

CASCADED H-BRIDGE MULTILEVEL INVERTER FOR INDUCTION MOTOR DRIVES

29 Level H- Bridge VSC for HVDC Application

Multilevel Inverter with Coupled Inductors with Sine PWM Techniques

Level Shifted Pulse Width Modulation in Three Phase Multilevel Inverter for Power Quality Improvement

A Comparative Analysis of Multi Carrier SPWM Control Strategies using Fifteen Level Cascaded H bridge Multilevel Inverter

AN INVERTED SINE PWM SCHEME FOR NEW ELEVEN LEVEL INVERTER TOPOLOGY

New Multi Level Inverter with LSPWM Technique G. Sai Baba 1 G. Durga Prasad 2. P. Ram Prasad 3

Harmonic Minimization for Cascade Multilevel Inverter based on Genetic Algorithm

A comparative study of Total Harmonic Distortion in Multi level inverter topologies

Hardware Implementation of Cascaded Hybrid MLI with Reduced Switch Count

Symmetrical Multilevel Inverter with Reduced Number of switches With Level Doubling Network

Performance of Sinusoidal Pulse Width Modulation based Three Phase Inverter

Series Parallel Switched Multilevel DC Link Inverter Fed Induction Motor

COMPARATIVE STUDY OF PWM TECHNIQUES FOR DIODE- CLAMPED MULTILEVEL-INVERTER

Enhanced Performance of Multilevel Inverter Fed Induction Motor Drive

EVALUATION OF VARIOUS UNIPOLAR MULTICARRIER PWM STRATEGIES FOR FIVE LEVEL FLYING CAPACITOR INVERTER

A Novel Cascaded Multilevel Inverter Using A Single DC Source

Switching of Three Phase Cascade Multilevel Inverter Fed Induction Motor Drive

Bhanutej Jawabu Naveez Assistant Professor, Vignana Bharathi Institute of Technology, Aushapur, Ghatkesar, Hyderabad.

Keywords Cascaded Multilevel Inverter, Insulated Gate Bipolar Transistor, Pulse Width Modulation, Total Harmonic Distortion.

Comparison of 3-Phase Cascaded & Multi Level DC Link Inverter with PWM Control Methods

Simulation of Five-Level Inverter with Sinusoidal PWM Carrier Technique Using MATLAB/Simulink

MATLAB Implementation of a Various Topologies of Multilevel Inverter with Improved THD

Implementation of Novel Low Cost Multilevel DC-Link Inverter with Harmonic Profile Improvement

A NOVEL APPROACH TO ENHANCE THE POWER QUALITY USING CMLI BASED CUSTOM POWER DEVICES

Simulation of Multilevel Inverter Using PSIM

A NOVEL SWITCHING PATTERN OF CASCADED MULTILEVEL INVERTERS FED BLDC DRIVE USING DIFFERENT MODULATION SCHEMES

ADVANCED PWM SCHEMES FOR 3-PHASE CASCADED H-BRIDGE 5- LEVEL INVERTERS

PERFORMANCE ANALYSIS OF MULTI CARRIER BASED PULSE WIDTH MODULATED THREE PHASE CASCADED H-BRIDGE MULTILEVEL INVERTER

PF and THD Measurement for Power Electronic Converter

International Journal of Advance Engineering and Research Development

Study of Unsymmetrical Cascade H-bridge Multilevel Inverter Design for Induction Motor

THD Minimization in Single Phase Symmetrical Cascaded Multilevel Inverter Using Programmed PWM Technique

A New Cascaded Multilevel Inverter Fed Permanent Magnet Synchronous Motor By Using Sinusoidal Pulse Width Modulation

Simulation and Analysis of ASCAD Multilevel Inverter with SPWM for Photovoltaic System

Design of DC AC Cascaded H-Bridge Multilevel Inverter for Hybrid Electric Vehicles Using SIMULINK/MATLAB

A STUDY OF CARRIER BASED PULSE WIDTH MODULATION (CBPWM) BASED THREE PHASE INVERTER

Harmonic Elimination for Multilevel Converter with Programmed PWM Method

Simulation of Single Phase Multilevel Inverters with Simple Control Strategy Using MATLAB

Comparison of Multi Carrier PWM Techniques applied to Five Level CHB Inverter

Asymmetrical 63 level Inverter with reduced switches and its switching scheme

INTERNATIONAL JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY (IJEET)

Cascaded Connection of Single-Phase & Three-Phase Multilevel Bridge Type Inverter

SINGLE PHASE THIRTY ONE LEVEL INVERTER USING EIGHT SWITCHES TOWARDS THD REDUCTION

Hardware Implementation of SPWM Based Diode Clamped Multilevel Invertr

A New Transistor Clamped 5-Level H-Bridge Multilevel Inverter with voltage Boosting Capacity

SIMULATION, DESIGN AND CONTROL OF A MODIFIED H-BRIDGE SINGLE PHASE SEVEN LEVEL INVERTER 1 Atulkumar Verma, 2 Prof. Mrs.

SINGLE PHASE THIRTEEN LEVEL INVERTER WITH REDUCED NUMBER OF SWITCHES USING DIFFERENT MODULATION TECHNIQUES

Hybrid Cascaded H-bridges Multilevel Motor Drive Control for Electric Vehicles

A Single-Phase Carrier Phase-shifted PWM Multilevel Inverter for 9-level with Reduced Switching Devices

Nine-Level Cascaded H-Bridge Multilevel Inverter Divya Subramanian, Rebiya Rasheed

ISSN Vol.05,Issue.05, May-2017, Pages:

International Research Journal of Engineering and Technology (IRJET) e-issn: Volume: 03 Issue: 11 Nov p-issn:

Analysis And Comparison Of Flying Capacitor And Modular Multilevel Converters Using SPWM

SWITCHING FREQUENCY HARMONIC SELECTION FOR SINGLE PHASE MULTILEVEL CASCADED H-BRIDGE INVERTERS

Timing Diagram to Generate Triggering Pulses for Cascade Multilevel Inverters

Reduction of THD in Thirteen-Level Hybrid PV Inverter with Less Number of Switches

New Topology of Cascaded H-Bridge Multilevel Inverter

Transcription:

CARRIER BASED PWM TECHNIQUE FOR HARMONIC REDUCTION IN CASCADED MULTILEVEL INVERTERS 1 S.LEELA, 2 S.S.DASH 1 Assistant Professor, Dept.of Electrical & Electronics Engg., Sastra University, Tamilnadu, India 2 Professor, Department of Electrical & Electronics Engineering, SRM University, Tamilnadu, India. E-mail: ss.leela@yahoo.com, munu_dash_2k@yahoo.com ABSTRACT Cascaded multilevel inverters have received more attention due to their ability to generate high quality output waveforms with low switching frequency. This paper deals with a novel analysis of a carrier based PWM method for cascaded multilevel inverters. Its effect on the harmonic spectrum is analysed. The voltage source inverters are modelled and the same is used for simulation studies. The effectiveness of the proposed control technique is verified by the simulation results. The test results verify the effectiveness of the proposed strategy in terms of computational efficiency as well as the capability of the inverter to produce very low distorted voltage with low switching losses. Keywords: Carrier Based PWM technique, Cascaded Multilevel, Matlab Simulink, Total Harmonic Distortion. 1. INTRODUCTION Power electronic converter includes multilevel inverter. It is very popular and synthesizes from several levels of dc input voltages, a desired output voltage. A nearly sinusoidal voltage waveform can be obtained if many dc sources are used. The multilevel inverter compared to the hard switched two level pulse width modulation inverter, has several advantages such as high efficiency, low electromagnetic interference and its capabilities to operate at high voltage with lower dv/dt per switching [1]-[4]. To synthesize the multilevel output ac voltage using different levels of dc inputs, the semiconductor devices must be switched on and off such that the desired fundamental is obtained with minimum harmonic distortion. Selective harmonic elimination (SHE) is a commonly employed switching technique in which at the fundamental frequency the transcendental equations characterizing harmonics are solved to compute the switching angles [2]-[3]. Due to the fact that they are highly nonlinear in nature and may produce simple, multiple or even no solutions for a particular value of modulation index, the SHE equations are difficult to be solved. A big task is how to get all possible solution sets where they exist using simple and less computationally complex method. Once these solution sets are obtained, the solutions having least THD are chosen. Iterative numerical techniques have been implemented to solve the SHE equations producing only one solution set. Even for this, a proper initial guess and starting value of modulation index for which solutions exist are required [4]-[6]. The theory of resultants of polynomials and the theory of symmetric polynomials has been suggested to solve the polynomial equations obtained from the transcendental equations [7]-[8]. For several H-bridges connected in series, the polynomial order becomes very high. So the computations of the solutions of these polynomials becomes complex. Optimization technique based on Genetic Algorithm was proposed for computing switching angles for 7 level inverter in [9]. Cascaded multilevel inverter implemented using a single DC power source and capacitors is given by [10]. A new approach to medium voltage variable frequency static AC motor drives offers improvements in power quality as in [11]. The elimination of lower order harmonics in multilevel inverters using genetic algorithm is given by [12]. The harmonic mitigation in various levels of multilevel inverter with different loads is given by [13]. This paper investigates on improved performance of PWM 364

strategy for controlling the harmonics of output voltage of chosen CMLI employing carrier based PWM methods. 2. CASCADED MULTI LEVEL INVERTER The cascaded multilevel inverter requires least number of components when compared to diode clamped and flying capacitors type of multilevel inverters. It has its own importance in the family of multilevel and multipulse inverters. As compared to a multipulse inverter, it does not require a specially designed transformer. It has modular structure with simple switching strategy and occupies less space [1],[3]. The cascaded multilevel inverter consists of many H-bridge inverter units. Each H-bridge unit has a separate dc source and is connected in series or cascade as shown in Fig.1. Each H- bridge can produce three different voltage levels namely +V dc, 0 and V dc by connecting the dc source to ac output side by different combinations of the four switches namely S 1, S 2, S 3 and S 4. The ac output of each H-bridge is connected in series such that the synthesized output voltage waveform is the sum of all the individual H-bridge outputs. A nearly sinusoidal output voltage waveform can be synthesized by connecting sufficient number of H-bridges in cascade and by employing proper modulation scheme. The number of output phase voltage levels is 2s+1 where s is the number of H- bridges used per phase. The cascaded (modular) topology has an important feature that it is suitable for high voltage power system applications. The core part of the pulse generation to the inverter is the modulation strategy. It should meet the following advantages which includes voltage balancing and reduced harmonic content. The carrier based PWM technique is chosen here because of its easiness in implementation, low harmonic content and reduction in switching losses. Futher more, the multicarrier PWM is classified as level shifted (vertical arrangement of carriers) and phase shifted (horizontal arrangement of carriers). Fig.2 shows a five level cascaded H-bridge multilevel inverter. An m level cascaded H- bridge multilevel inverter requires 2(m-1) switching devices where m is the number of the output voltage level. Fig.2. Five Level Cascaded Multilevel The switch states and voltage levels of five level cascaded inverter is shown in Table 1. Table.1. Switch States And Voltage Levels Of Five Level Cascaded Fig.1. Configuration Of Single Phase Cascaded Multilevel 365

The five level cascaded multilevel inverter has less number of components. There is no need of extra diodes and capacitors. It allows scalable, modularized circuit layout and packaging. Fig.3 shows a seven level cascaded H- bridge multilevel inverter. It requires 12 switching devices and three dc sources. Fig.3. Seven Level Cascaded Multilevel The output voltage of cascaded H-bridge seven level inverter is shown in Fig.4. Fig.4. Output Voltage Of Cascaded H-Bridge Seven Level 3. MODULATION STRATEGIES FOR MULTILEVEL INVERTER For multilevel power conversion applications a number of modulation strategies are used. They are classified into three categories namely: (i) multistep, staircase or fundamental frequency switching modulation strategies; (ii) space vector PWM strategies; (iii) carrier based PWM strategies. Carrier based strategies includes single carrier and multicarrier strategies. Different multilevel topologies lend to different multicarrier based PWM schemes. The multicarrier PWM schemes can be categorized into two groups: Carrier disposition methods where the reference waveform is sampled through a number of carrier waveforms displaced by contiguous increments of the waveform amplitude and the phase shift PWM methods where multiple carriers are shifted accordingly. The carrier based PWM methods have more than one carrier which can be saw tooth waves or triangular waves and so on. There are multiple control freedom degree for carrier signals including amplitude, frequency and phase of each carrier and also offsets between the carriers. Multicarrier PWM strategies can also be categorized into unipolar and bipolar types. This paper focuses on the usage of sine and trapezoidal waveforms as modulating reference waves for multilevel carrier based PWM technique for harmonic reduction in cascaded multilevel inverters. 4. CARRIER BASED MODULATION TECHNIQUES The fundamental frequency switching modulation strategies and the space vector PWM strategies are very complicated. Due to the above limitations, the carrier based PWM strategies are preferred. In Sub Harmonic PWM (SHPWM), all carriers are in phase. In Variable Frequency PWM (VFPWM), all the carriers are in phase, same amplitude but with different frequency. The carrier based modulation schemes for multilevel inverters can be generally classified into two groups. They are phase shifted modulation and level shifted modulation. The phase shifted modulation produces higher THD compared to the level shifted modulation when applied to cascaded H-bridge inverters. An m level multilevel inverter using level shifted multicarrier modulation scheme requires (m-1) triangular carriers, all having the same frequency and amplitude. The (m-1) triangular waves are 366

vertically disposed such that the bands they occupy are contiguous. For the level shifted multicarrier modulation scheme, there are three alternative pulses with different phase relationships. The three alternative carrier disposition pulse width modulation strategies are: (1) Alternative phase opposition disposition, where each carrier is phase shifted by 180 degrees from its adjacent carrier. (2) Phase opposition disposition, where the carriers above the sinusoidal reference zero point are 180 degrees out of phase with those below the zero point. (3) Phase disposition, where all the carriers are in phase. In this work, carrier based PWM techniques are employed to Cascaded Multilevel s. The amplitude modulation index is given by m a. m a = 2A m /(m-3)a c where A m = Amplitude of reference A c = Amplitude of carrier Also the frequency ratio is given by m f. m f = f c /f m where f m = Frequency of reference f c = Frequency of carrier The carrier overlapping PWM (COPWM) strategies utilizes the Control Freedom Degree of vertical offset among carriers. It involves three methods namely: COPWM-A, COPWM-B and COPWM-C. For an m level inverter using carrier overlapping technique, (m-1) carrier with the same frequency f c and peak to peak amplitude A c are disposed such that the bands they occupy overlap each other. The overlapping vertical distance between each carrier is A c /2. In this paper both sine and trapezoidal waveforms are used as modulating reference waves. In the carrier overlapping PWM (COPWM)-A method, the carriers are overlapped with other and the reference wave is placed at the middle of the carriers. In the carrier overlapping PWM (COPWM)-B method, the carriers are divided equally into two groups according to the positive/negative average levels. In this type, two groups are opposite in phase with each other while keeping in phase within the group. In the carrier overlapping PWM (COPWM)-C method, the carriers invert their phase in turns from the previous one. It may be identified as PWM with the amplitude overlapped and neighbouring phase interleaved carriers. 5. SIMULATION RESULTS The cascaded five level inverter and seven level inverter is modelled using the blocks of Matlab simulink. Digital simulation is done and the results are presented here. Simulations are performed for different values of modulation indices with sine and trapezoidal references for various modulation strategies. The corresponding value of %THD is measured using the FFT block. The output voltage is also obtained. The performance measures which are the %THD and V RMS which are obtained are tabulated. The simulation results presented in this work in the form of outputs of the chosen multilevel inverter are compared and evaluated. Fig.5 shows the carriers for seven level inverter with VFPWM strategy employing sine wave as reference for modulation index 0.8. Fig.6 and Fig.7 shows the corresponding simulated output voltage and FFT spectrum. Table 2 shows the %THD and V RMS comparison for different modulation indices with sine reference of a seven level inverter. From Fig.7, it is observed that seven level inverter with VFPWM strategy employing sine wave as reference produces significant 16 th, 18 th and 20 th harmonic energy. Fig.8 shows the carriers for five level inverter with VFPWM strategy employing trapezoidal wave as reference for modulation index 0.8. Fig.9 and Fig.10 shows the corresponding simulated output voltage and FFT spectrum. Table 3 shows the %THD and V RMS comparison for different modulation indices with trapezoidal reference of a five level inverter. From Fig.10, it is observed that five level inverter with VFPWM strategy employing trapezoidal wave as reference produces significant 3 rd and 20 th harmonic energy. Fig.11 shows the carriers for seven level inverter with PDPWM strategy employing sine wave as reference for modulation index 0.8. Fig.12 and Fig.13 shows the corresponding simulated output voltage and FFT spectrum. Table 4 shows the %THD and V RMS comparison for different modulation indices with sine reference of a seven level inverter. From Fig.13, it is observed that seven level inverter with PDPWM strategy employing sine wave as reference produces significant 6 th, 8 th, 14 th and 20 th harmonic energy. Fig.14 shows the carriers for five level inverter with PDPWM strategy employing trapezoidal wave as reference for modulation index 0.8. Fig.15 and Fig.16 shows 367

the corresponding simulated output voltage and FFT spectrum. Table 5 shows the %THD and V RMS comparison for different modulation indices with trapezoidal reference of a five level inverter. From Fig.16, it is observed that five level inverter with PDPWM strategy employing trapezoidal wave as reference produces significant 3 rd, 7 th, 8 th and 20 th harmonic energy. Fig.17 shows the carriers for seven level inverter with COPWM-A strategy employing sine wave as reference for modulation index 0.8. Fig.18 and Fig.19 shows the corresponding simulated output voltage and FFT spectrum. Table 6 shows the %THD and V RMS comparison for different modulation indices with sine reference of a seven level inverter. From Fig.19, it is observed that seven level inverter with COPWM-A strategy employing sine wave as reference produces significant 20 th harmonic energy. Fig.20 shows the carriers for five level inverter with COPWM-A strategy employing trapezoidal wave as reference for modulation index 0.8. Fig.21 and Fig.22 shows the corresponding simulated output voltage and FFT spectrum. Table 7 shows the %THD and V RMS comparison for different modulation indices with trapezoidal reference of a five level inverter. From Fig.22, it is observed that five level inverter with COPWM-A strategy employing trapezoidal wave as reference produces significant 3 rd, 5 th, 18 th and 20 th harmonic energy. Fig.6. Output Voltage Generated By Vfpwm Strategy With Sine Fig.7. Fft Plot For Output Voltage Of Vfpwm Strategy With Sine Table 2. %Thd And V rms Comparison For With Sine Reference Of A Seven Level. Fig.5. Carrier Arrangement For Vfpwm Strategy With Sine Reference For A Seven Level 368

Fig.8.Carrier Arrangement For Vfpwm Strategy With Trapezoidal Reference For A Five Level Fig.9. Output Voltage Generated By Vfpwm Strategy With Trapezoidal Reference For A Five Level Fig.11. Carrier Arrangement For Pdpwm Strategy With Sine Reference For A Seven Level Fig.10. Fft Plot For Output Voltage Of Vfpwm Strategy With Trapezoidal Reference For A Five Level Table 3. %Thd And V rms Comparison For With Trapezoidal Reference Of A Five Level. Fig.12. Output Voltage Generated By Pdpwm Strategy With Sine Fig.13. Fft Plot For Output Voltage Of Pdpwm Strategy With Sine 369

Table 4. %Thd And V rms Comparison For With Sine Reference Of A Seven Level. Fig.16. Fft Plot For Output Voltage Of Pdpwm Strategy With Trapezoidal Reference For A Five Level Table 5. %Thd And V rms Comparison For With Trapezoidal Reference Of A Five Level. Fig.14.Carrier Arrangement For Pdpwm Strategy With Trapezoidal Reference For A Five Level Fig.15. Output Voltage Generated By Pdpwm Strategy With Trapezoidal Reference For A Five Level Fig.17. Carrier Arrangement For Copwm-A Strategy With Sine Reference For A Seven Level 370

Fig.18. Output Voltage Generated By Copwm-A Strategy With Sine Fig.20. Carrier Arrangement For Copwm-A Strategy With Trapezoidal Reference For A Five Level Fig.19. Fft Plot For Output Voltage Of Copwm-A Strategy With Sine Fig.21. Output Voltage Generated By Copwm-A Strategy With Trapezoidal Reference For A Five Level Table 6. %Thd And V rms Comparison For With Sine Reference Of A Seven Level Fig.22. Fft Plot For Output Voltage Of Copwm-A Strategy With Trapezoidal Reference For A Five Level. 371

Table 7. %Thd And V rms Comparison For With Trapezoidal Reference Of A Five Level. 6. CONCLUSION In this work, the simulation results of single phase five level inverter and single phase seven level inverter with various modulating strategies employing sine and trapezoidal references are obtained through MATLAB/SIMULINK.. The performance measures such as %THD and V RMS has been analysed and tabulated. For five level inverter employing trapezoidal wave as reference, the PDPWM strategy provides lower %THD than the other methods for moderate modulation index whereas for high modulation index the VFPWM strategy provides better performance. For seven level inverter employing sine wave as reference, the VFPWM strategy provides lower %THD than the other methods for moderate modulation index whereas for high modulation index the PDPWM strategy provides better performance. For both five level inverter employing trapezoidal wave as reference and seven level inverter employing sine wave as reference, the COPWM-A strategy provides better DC utilization. REFERENCES [1] Jih - Sheng Lai, Fang Zheng Peng, Multilevel Converters - A New Breed of Power Converters, IEEE Transactions on Industry Applications, Vol.32, No. 3, May/June 1996, pp. 509-517. [2] Fang Zheng Peng, Jih-Sheng Lai, A Multilevel Voltage-Source with Separate DC Sources for Static Var Generation, IEEE Transactions on Industry Applications, Vol. 32, No.5, September/October 1996, pp.1130-1138. [3] Jose Rodriguez, J. S. Lai and F.Z.Peng, Multilevel s : A Survey of Topologies, Controls and Applications, IEEE Transactions on Industrial Electronics, Vol.49, No. 4, August 2002, pp.724-738. [4] F. Z. Peng, J. W. McKeever, D.J.Adams, Cascade Multilevel s for Utility Applications, IECON Proceedings (Industrial Electronics Conference),Vol.2, 1997, pp.437-442. [5] L. M. Tolbert, F. Z. Peng, T.G.Habetler, Multilevel converters for large electric drives, IEEE Transactions on Industry Applications, Vol. 35, No.1, Jan/Feb 1999, pp.36-44. [6] R.Lund, M.D.Manjrekar, P. Steimer.T.A. Lipo, "Control strategies for a hybrid seven level inverter, Proceedings of the European Power Electronic Conference, September 1990. [7] John N.Chaisson, Leon M.Tolbert, Keith J. Mckenzie, Zhong Du, Control of a Multilevel Converter Using Resultant Theory, IEEE Transactions on Control Systems Technology, Vol.11, No.3, May 2003, pp.345-353. [8] John N.Chaisson, Leon M.Tolbert,Keith J. Mckenzie, Zhong Du, A new approach to solving the harmonic elimination equations for a multilevel converter, Proc. of IEEE Industry Appl. Soc. Annual Meeting, Oct.2003, pp.640-645. 5 [9] Burak Ozpineci, Leon M.Tolbert,John N. Chiasson, Harmonic Optimization of Multilevel Converters Using Genetic Algorithms, IEEE Power Electronics Letters, Vol.3, No.3, September 2005, pp.92-95. [10] Z. Du, L. M. Tolbert, J. N. Chiasson and B. Ozpineci, A cascaded multilevel inverter using a single dc power source, Proceedings of IEEE APEC, 2006, pp. 426-430. [11] P.Hammond, A new approach to enhance power quality for medium voltage ac drives, IEEE Transactions on Industry Applications, Vol. 33, Jan/Feb 1997,pp. 202-208. 372

[12] Prashanth L.Gopal, F.T.Josh, Elimination of Lower Order Harmonics in Multilevel s Using Genetic Algorithm, International Journal of Engineering and Advanced Technology, Vol.2, Issue 3, Feb 2013, pp.215-220. [13] P.Tamilvani and K.R.Valluvan, Harmonic Mitigation in Various Levels of Multilevel with Different Loads, International Journal of Innovative Research In Electrical, Electronics, Instrumentation and Control Engg.,Vol.2, Issue 9, September 2014, pp.1989-1996. 373