WIEG4PRT-A Four port Wiegand to RS232 Converter.

Similar documents
WIE232-A Dual Wiegand to RS232 Converter.

RFIDLOG Dual animal tag data logger with external antenna and SD card storage.

GM8036 Laser Sweep Optical Spectrum Analyzer. Programming Guide

Arduino Arduino RF Shield. Zulu 2km Radio Link.

Interfacing the 1724-Type Microprocessor-Controlled EDFA via a Serial Communication Port

BlinkRC User Manual. 21 December Hardware Version 1.1. Manual Version 2.0. Copyright 2010, Blink Gear LLC. All rights reserved.

SKY LF: GaAs Digital Attenuator 5-Bit, 1 db LSB 400 MHz 4 GHz

Dual 4-bit static shift register

HEF4014B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. 8-bit static shift register

RF RECEIVER DECODER RDF1. Features Complete FM Receiver and Decoder. Applications

HEF4002B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Dual 4-input NOR gate

ROTRONIC HygroClip Digital Input / Output

SKY : GHz SP3T/SPDT Wire-Bondable GaAs Die

12-stage shift-and-store register LED driver

Dual 4-bit static shift register

HEF4001B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Quad 2-input NOR gate

Quad R/S latch with 3-state outputs

HEF4014B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. 8-bit static shift register

Quad 2-input NAND Schmitt trigger

SKY LF: GHz Five-Bit Digital Attenuator with Serial-to-Parallel Driver (0.5 db LSB)

1-of-8 FET multiplexer/demultiplexer. The CBT3251 is characterized for operation from 40 C to +85 C.

Hex inverting buffer; 3-state

Quad 2-input EXCLUSIVE-NOR gate

LOCMOS (Local Oxidation CMOS) to DTL/TTL converter HIGH sink current for driving two TTL loads HIGH-to-LOW level logic conversion

4-bit bidirectional universal shift register

Quad single-pole single-throw analog switch

Mate Serial Communications Guide This guide is only relevant to Mate Code Revs. of 4.00 and greater

4-bit bidirectional universal shift register

SKY , SKY LF: SP3T Switch for Bluetooth and b, g

16-channel analog multiplexer/demultiplexer

1-of-4 decoder/demultiplexer

ES_LPC1114. Errata sheet LPC1114. Document information

HURRICANE Radio Modem. FULL DUPLEX Radio MODEM

KAPPA M. Radio Modem Module. Features. Applications

User Manual AS5311 AB 1.1 AS bit Linear Incremental Position Sensor with ABI and PWM output. Revision 1.1 /

HEF4518B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual BCD counter

SFF-8609 Rev 1.0. SFF specifications are available at or ftp://ftp.seagate.com/sff SFF-8609.


Quad 2-input EXCLUSIVE-NOR gate

12-stage binary ripple counter

SKY LF: 2.2 to 2.8 GHz Two-Way, 0 Degrees Power Divider

Remote Switching. Remote Gates. Paging.

Quad 2-input NAND Schmitt trigger

SKY LF: 0.02 to 4.0 GHz High Isolation SP4T Absorptive Switch with Decoder

UHF RFID Micro Reader Reference Design Hardware Description

Hex non-inverting precision Schmitt-trigger

AS General Description. 2 The AS5245 Adapter board. AS5245-AB-v1.0 Adapterboard OPERATION MANUAL. Programmable Magnetic Rotary Encoder

LOCMOS (Local Oxidation CMOS) to DTL/TTL converter HIGH sink current for driving two TTL loads HIGH-to-LOW level logic conversion

Local Asynchronous Communication. By S.Senthilmurugan Asst.Professor/ICE SRM University. Chennai.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

TCSS 372 Laboratory Project 2 RS 232 Serial I/O Interface

C2000 Operational Manual

Quad 2-input EXCLUSIVE-NOR gate

SKY LF: GHz Two-Way, 0 Degrees Power Divider

Zero Bias Silicon Schottky Barrier Detector Diodes

APTHPA xx50

Octal buffer/driver with parity; non-inverting; 3-state

ShortLink Wide Band Antenna Family Models: SLA150-SMA, SLA150-UFL. Wide Band Antenna Family SLA150 Datasheet

10-bit level shifting bus switch with output enable. The CBTD3861 is characterized for operation from 40 C to +85 C.

HEF4541B-Q General description. 2. Features and benefits. Programmable timer

Hex inverting HIGH-to-LOW level shifter

4590 Tank Side Monitor. Service Manual. Mark/Space Communication Protocol. Software Version v2.03 SRM009FVAE0808

CDT. Service and Installation Manual. Manual Revision Oct 2014

Hex non-inverting HIGH-to-LOW level shifter

HEF4014B-Q General description. 2. Features and benefits. 3. Applications. 8-bit static shift register

SPL EBX-IDFM SPL EBX-IDFM

Remote Switching. Remote Gates. Paging.

8-channel analog multiplexer/demultiplexer

75 MHz, 30 db gain reverse amplifier

SOT Package summary

EBR7912EBI-CA-KA Incremental Sensor Module with Reference

BSc (Hons) Computer Science with Network Security, BEng (Hons) Electronic Engineering. Cohorts: BCNS/17A/FT & BEE/16B/FT

USER MANUAL MODEL Parallel to Serial/ Serial to Parallel Interface Converter

AS5x40/AS5x45. User Manual AS5x40/AS5x45-AB-v bit Rotary Position Sensor with Digital Angle (Interface), ABI, UVW and PWM output

AA104-73/-73LF: 300 khz-2.5 GHz One-Bit Digital Attenuator

HEF4049B-Q General description. 2. Features and benefits. 3. Applications. Hex inverting buffers

BC817-25QA; BC817-40QA

Hex buffer with open-drain outputs

Parameter Symbol Min Typ Max Unit Note Strip Length L 300±2 mm Active length = 300mm Strip Width W 10±0.2 mm Active width = 10mm 1,3±0, 15

USER MANUAL MODEL Time Division Multiplexor, RS-232 (CTS TDM-V.24) SALES OFFICE (301) TECHNICAL SUPPORT (301)

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

200 MHz, 35 db gain reverse amplifier. High performance amplifier in a SOT115J package, operating at a voltage supply of 24 V (DC).

SKY LF: DC-3.0 GHz Six-Bit Digital Attenuator with Serial or Parallel Driver (0.5 db LSB)

BC857XQA series. 45 V, 100 ma PNP general-purpose transistors

SMP LF: Surface Mount PIN Diode for High Power Switch Applications

SKY LF: GHz Five-Bit Digital Attenuator (1 db LSB)

EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.

CDM10V programming user manual describes the COOLDIM_PRG_BOARD burner board usage, the UART protocol handling and the fusing details.

Line-to-line RMS Volts, 3 phases 4 digits (XXX.X) Volts

IMC-Hall Current Sensor

2-Channel EMI-Filter with ESD-Protection

OM5597/RD General description. 2. Features and benefits. 3. Applications. POS Reference Design. 2.1 Features. 2.2 Benefits

AA103-72/-72LF: 10 MHz GHz GaAs One-Bit Digital Attenuator (10 db LSB)

BB Product profile. 2. Pinning information. 3. Ordering information. FM variable capacitance double diode. 1.1 General description

Technical Bulletin April Opticom GPS System. Vehicle connections and configuration to obtain serial GPS data for other devices

40 V, 0.5 A NPN low VCEsat (BISS) transistor

Planar PIN diode in a SOD882D leadless ultra small plastic SMD package.

Octal buffers with 3-state outputs

The 74LVT04 is a high-performance product designed for V CC operation at 3.3 V. The 74LVT04 provides six inverting buffers.

SMP LF: Surface Mount PIN Diode

Transcription:

WIEG4PRT-A Four port Wiegand to RS232 Converter. Designed for embedding into products manufactured by third-parties, this Wiegand to RS232 converter is designed with 4 ports for taking up to 4 Wiegand sources using Wiegand 26, or Wiegand 37 bit format and converting it to a RS232 data stream at 9600 Baud. Input connectors for 4 separate wiegand streams. One RS232 output port on a DB9 connector. DC operation from 6.0V - 24.0V dc. Wiegand 26 bit format, Wiegand 37 bit format (*1) Generic Wiegand detection up to 56 bits. Outputs hexadecimal ASCII characters at 9600 Baud. 4 mounting holes (*1) Other formats available on request. Connector Pin Description: Priority 1 Design Document No: MAN_WIEG4PRT Suite 6, 250 Gore Street Revision: B Fitzroy, 3065 Modified: September 21, 2017 Melbourne, Australia.

Wiegand input format description: Wiegand protocol provides 2 lines for data transfer. A pulsed transition on the DATA1 line indicates a logic 1 bit, while a pulsed transition on the DATA0 line indicates a logic 0 bit. In their idle state both lines are held high. During data transfer the appropriate logic line will pulse low for 50uS followed by a period of 2ms where both lines are held high. In this fashion each bit is transmitted in sequence until all bits are sent. The end of the transmission is signaled by both lines being held high for more than 50mS. The following figure shows an example of the timing sequence for Wiegand protocol. Wiegand 26 input format description: Wiegand 26 protocol is defined as a stream of 26 bits, consisting of 1 Even parity bit, 24 data bits, and 1 Odd parity bit. The WIEG4PRT-A will read a signal presented in Wiegand 26 format and after checking for parity and bit length will convert the data stream to a serial RS232 output. As only 24 bits of the 26 bit stream is data the string is converted to 6 ASCII coded characters representing 24bits in hexadecimal coding. PA:XXYYZZ<crn> where P is the ascii start character for all data output strings. was received on. XX are the hexadecimal representation of bits 1-8 YY are the hexadecimal representation of bits 9-16 ZZ are the hexadecimal representation of bits 17-24 Eg: P2:005322<crn> represents the wiegand data of 005322 arriving on port 2

Wiegand 37 input format description: Wiegand 37 protocol is defined as a stream of 37 bits, consisting of 1 Even parity bit, 35 data bits, and 1 Odd parity bit. Bit 0 1 2 3 4 5 6 7 8 9 101112131415161718192021222324252627282930313233343536 Note P D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D P P E E E E E E E E E E E E E E E E E E O O O O O O O O O O O O O O O O O O P Note: E : Even O: odd P: Parity bit D: data The WIEG4PRT-A will read a signal presented in Wiegand 37 format and after checking for parity and bit length will convert the data stream to a serial RS232 output on the corresponding output connector. As only 35 bits of the 37 bit stream is data the string is converted to 9 ASCII coded characters representing 35bits in hexadecimal coding. PA:MKKXXYYZZ<crn> Eg: where P is the ascii start character for all data output strings. was received on. M is are the hexadecimal representation of bits 1-3 KK are the hexadecimal representation of bits 4-11 XX are the hexadecimal representation of bits 12-19 YY are the hexadecimal representation of bits 20-27 ZZ is the hexadecimal representation of bits 28-35 P2:1AA005322<crn> represents the wiegand data of 1AA005322 arriving on port 2 The serial output stream is sent at 9600 Baud, 8 data bits, no parity, 1 stop bit. Generic Wiegand input mode description: Generic Wiegand input mode allows the unit to detect Wiegand protocol streams that may not be standard 26 bit or 37 bit protocols. In this mode the unit reports the data bit stream read without checking and removing check bits. The first two characters of the output string are hexadecimal numbers that indicate the number of bits detected. Data is sent on 8 bit boundaries with zeros padded on the left for unused bits. The data shown also includes any check bits that may be included in the wiegand input string. A maximum of 56 bits of wiegand data can be detected in this mode. PA:SSnnnnnn<crn> where P is the ascii start character for all data output strings. SS is the hexadecimal value representing the number of bits received. nnnnnn are the hexadecimal data output and will vary in size depending on the number of bits detected. 2 characters are needed to represent 8 binary bits. eg, P2:1A033C0C64 "this is a 26 bit stream on port 2" P2:1A033C0BE1 P3:2A0064CE0010B2 "this is a 42 bit stream on port 3" P3:2A0064CE0010B4

Protocol Selection. The Protocol is selected via the option link pad LK1. Table 1 describes the available settings. SW1 SW2 SW3 SW4 Protocol Off Off Off Off Wiegand 26 On Off Off Off Wiegand 37 Off On Off Off - On On Off Off - Off Off On Off - On Off On Off - Off On On Off - On On On Off - Off Off Off On Generic mode On Off Off On - Off On Off On - On On Off On - Off Off On On - On Off On On - Off On On On - On On On On - Table 1. LK1 protocol select. ON = link placed

Dimensions: All dimensions in mm. Disclaimers. Priority 1 Design reserves the right to change specifications and prices at any time and without notice. Priority 1 Design shall not be liable to recipients or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interrupt of business or indirect, special incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of products supplied, or the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of Priority 1 Design rendering of technical or other services. Life support This product is not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Priority 1 Design customers using or selling this product for use in such applications do so at their own risk and agree to fully indemnify Priority 1 Design for any damages resulting from such application.